CSDL-T-1276

CACHE ANALYSIS IN A MULTIPROCESS ENVIRONMENT USING EXECUTION DRIVEN SIMULATION

by
John Hamilton Fraser III
August 1996

Master of Science Thesis Northeastern University

Approved for public relevant

Distribution Unitarised

19970117 134



REPORT DOCUMENTATION PAGE

Form Approved OMB No. 07040188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.

1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE	3. REPORT TYPE AND DAT	TES COVERED
4 TITLE AND QUIDTITLE	9 Jan 97		5. FUNDING NUMBERS
4. TITLE AND SUBTITLE Cache Analysis In A Multiproc	agg Environment Using Execut	ion Drivan Simulation	5. FUNDING NUMBERS
Cache Analysis in A Multiproc			
6. AUTHOR(S)			1
John Hamilton Fraser III			
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)		8. PERFORMING ORGANIZATION
Northeastern University			REPORT NUMBER
			96-121
			30 121
9. SPONSORING/MONITORING AGENCY N	AME(e) AND ADDDECCIEC)		10. SPONSORING/MONITORING
DEPARTMENT OF THE AIR			AGENCY REPORT NUMBER
AFIT/CI	TOROL		
2950 P STREET			
WPAFB OH 45433-7765			!
WITH B OIL IS ISS TOO			
11. SUPPLEMENTARY NOTES			
40 DIOTRIBUTION AVAILABILITY OTATE			149L DISTRIBUTION CORE
12a. DISTRIBUTION AVAILABILITY STATE Unlimited	WENT		12b. DISTRIBUTION CODE
Ciminited			
13. ABSTRACT (Maximum 200 words)			
			·
14. SUBJECT TERMS			15. NUMBER OF PAGES
			181
			16. PRICE CODE
17. SECURITY CLASSIFICATION	18. SECURITY CLASSIFICATION	19. SECURITY CLASSIFICATIO	IN 20. LIMITATION OF ABSTRACT
OF REPORT	OF THIS PAGE	OF ABSTRACT	20. LIMITATION OF ADSTRACT
	I		

Cache Analysis in a Multiprocess Environment Using Execution Driven Simulation

A Thesis Presented By

John Hamilton Fraser III

to

The Department of Electrical Engineering

in partial fulfillment of the requirements for the degree of

Master of Science

in the field of

Electrical Engineering (Computer Engineering Concentration)

Northeastern University Boston, Massachusetts

August 30, 1996

Abstract

Cache memory is commonly used to bridge the gap between microprocessor and memory speeds. A wide variety of cache designs are possible, so some method is required to evaluate the benefits and costs of the various alternatives. Trace driven simulation is commonly used by the computer architecture community to analyze potential designs. Traces of benchmark execution are applied to a model of the design under study. Most of today's computer systems have been optimized based on results of these studies.

One important aspect that is frequently ignored in trace driven studies is the effect of the operating system and multiprogramming on cache performance; most traces consist only of a single program's execution. It has been acknowledged in the past that this overhead introduces interference which limits the benefits of new designs, but evaluations using multiprogrammed traces have been neglected due to the lack of readily available tools that can capture such traces.

In this research we describe a new tracing system that allows the capture of both operating system and multiprogrammed execution data. Cache performance is studied using multiprogrammed traces of the SPEC benchmarks. We study the effects of considering multiple tasks on the cache miss rate. The performance variation is primarily due to the presence of context switches. In an attempt to extend this work, we develop an analytical model that is used to synthetically incorporate context switches into a single process' trace.

We have found that the operating system introduces a small but persistent overhead to cache performance. Additional processes have an even greater impact, which increases as the level of multi-tasking increases. Spatial locality is not significantly affected by these conditions, but the temporal locality of a program is substantially reduced by the presence of context switches.

${\bf Contents}$

1	Inti	roducti	ior	Ł																																1
2	Bac	kgrour	nd																																	3
	2.1	Cache	e Po	erfo	rma	anc	:е .																												 	3
	2.2	Cache	A:	naly	rsis																														 	7
		2.2.1	N	Ieth	ods	з.																													 	7
		2.2.2	I۶	sue	s.																														 	9
	2.3	Currer																																		
3	ΑТ	OM Ov	vei	·vie	w																															15
•	3.1	Genera																																		
	3.2	Opera																																		
	5.2	3.2.1		et U	-			_																												
		3.2.2		rogi	-																															
		3.2.2		xec:			_																													
	2 2	3.2.3 Proble																																		
	3.3	3.3.1																																		
		3.3.2		TO																																
										-	-	-		-	-	-	-		-			-	-	-			-									
		3.3.3		rog																																
		3.3.4		xec																																
		3.3.5		.e-er																																
		3.3.6		efer.									-																							
		3.3.7	P	orta	abil	ity	•	•		•	•	•		•	•	•	•	•	•	•	•		•	•	• •	•	٠	•	•	• •	•	٠	•	•	 •	27
4	Tes	t Meth	hoc	lolo	эgy																															28
	4.1	Cache	M s	ode	l.																														 	28
	4.2	Verific	cati	.on																															 	33
	4.3	Simula	ati	ons																															 	36
		4.3.1	P	latf	orn	a Ir	nfo	rm	ati	ion	ι																								 	36
		4.3.2		est																																
5	Sim	ulation	n I	les.	ult	s																														41
	5.1	Cache	. W	ork	loac	d																													 	41
	5.2	Impac																																		
	5.3	Proces																																		
	5.4	Impac																																		
	5.5	Summ																																		
	5.6	Future		•																																
6	Cor	itext S	Swi	tch	M		lel																													70
_	6.1	Theory									_	_	_	_	_		_	_			_	_			_			_	_		_	_				
	6.2	Develo	-																																	
	6.3	Impler	-																																	
	0.0	6.3.1		requ																																
		6.3.2		npa		_																														
	6.4			-																																
	V.4	Testin	ıβ.								•	•		•	٠	٠	•		•	•	•		•	٠		•	•	•			٠	•	•	•	 	QU

7	Model Evaluation	81
	7.1 Individual Results for n=1	. 81
	7.2 Individual Results for n=2	. 81
	7.3 Interference Comparison	. 81
	7.4 Summary	. 89
	7.5 Future Work	. 92
8	Conclusions	93
9	Contributions of this Thesis	94
10	Acknowledgments	96
11	Bibliography	97
A	Program Source Code	101
A	A.1 Input Format	
	A.2 Output Format	
	A.3 Cache Model Library	
	A.4 Kernel Instrumentation File	
	A.5 Kernel Analysis File	
	A.6 Program Instrumentation File	
	A.7 Program Analysis File	
	A.8 Sample Tool Description File	
	A.9 Model Library	
	A.10 Model Analysis File	
В	Tables of Simulation Results	144
	B.1 Compress Alone	144
	B.2 GCC Alone	
	B.3 Espresso Alone	144
	B.4 Alvinn Alone	144
	B.5 Compress w/ Operating System	144
	B.6 GCC w/ Operating System	144
	B.7 Espresso w/ Operating System	145
	B.8 Alvinn w/ Operating System	
	B.9 Compress and GCC w/ Operating System	
	B.10 Compress and Espresso w/ Operating System	
	B.11 GCC and Espresso w/ Operating System	
	B.12 Compress w/ Model, n=1	145
	B.13 GCC w/ Model, n=1	145
	B.14 Espresso w/ Model, n=1	145
	B.15 Alvinn w/ Model, n=1	145
	B.16 Compress w/ Model, n=2	145
	B.17 GCC w/ Model, n=2	145
	R 18 Espresso w / Model n-2	146

List of Figures

1	Program Block Diagram
2	Operating System Instruction Fetches Over Repeated Program Execution 35
3	Operating System Instruction Fetches Within Same Program Execution 36
4	Percent of Total References From Operating System
5	Percent Increase in Number of References by Including Operating System 43
6	Distribution of Reference Types
7	Process Instruction Reference Miss Rates For Compress
8	Process Data Reference Miss Rates For Compress
9	Process Instruction Reference Miss Rates For GCC
10	Process Data Reference Miss Rates For GCC
11	Process Instruction Reference Miss Rates For Espresso
12	Process Data Reference Miss Rates For Espresso
13	Process Instruction Reference Miss Rates For Alvinn
14	Process Data Reference Miss Rates For Alvinn
15	Percent Misses From Instructions, Compress
16	Percent Misses From Instructions, GCC
17	Percent Misses From Instructions, Espresso
18	Percent Misses From Instructions, Alvinn
19	Percent Self Overwritten for Compress
20	Percent Self Overwritten for GCC
21	Percent Self Overwritten for Espresso
22	Percent Self Overwritten for Alvinn
23	Instruction Cache Miss Rates With Compress
24	Data Cache Miss Rates With Compress
25	Instruction Cache Miss Rates With GCC
26	Data Cache Miss Rates With GCC
27	Instruction Cache Miss Rates With Espresso
28	Data Cache Miss Rates With Espresso
29	Instruction Cache Miss Rates With Alvinn
30	Data Cache Miss Rates With Alvinn
31	Percent Instruction Misses From Kernel
32	Percent Data Misses From Kernel
33	Time Space Diagram of Process Execution
34	Execution Interval Given Some Probability [01]
3 5	Actual Distribution of Random Execution Intervals
36	Probability of Cache Blocks Being Overwritten; F=100
37	Probability of Cache Blocks Being Overwritten; F=1000
38	Model Results for Compress; n=182
39	Model Results for GCC; n=1
40	Model Results for Espresso; n=1 84
41	Model Results for Alvinn; n=1 85
42	Model Results for Compress; n=286
43	Model Results for GCC; n=2 87
44	Model Results for Espresso; n=2 88
45	Percent Self Overwritten for Compress; n=1
46	Percent Self Overwritten for GCC; n=1
47	Percent Self Overwritten for Espresso; n=1 90
48	Percent Self Overwritten for Alvinn; n=1 90
49	Percent Self Overwritten for Compress; n=2

50	Percent Self Overwritten for GCC; n=2	91
51	Percent Self Overwritten for Espresso; n=2	91
T:at	of Tables	
LISU	of Tables	
1	Simulated Cache Parameters	40
2	Benchmark References	41
3	Benchmark with Operating System References	42
4		45
5	Concurrent Benchmarks with Operating System References	45
-	System Overhead Comparison	
6	•	147
7		148
8	•	149
9		150
10	1 , 1 0 , 1	151
11	1 / 1 0 0 / 1 0 0	152
12	1 / 1 0 0 /	153
13	GCC w/ Operating System, GCC Data	154
14	GCC w/ Operating System, Operating System Data	155
15	GCC w/ Operating System, Combined Data	156
16		157
17		158
18		159
19		160
20	, - • • •	161
21		162
22		163
23		164
24		165
25		166
26		167
27		168
28		169
29		170
30		171
31		172
32		173
33		174
34		175
35		176
36	· · · · · · · · · · · · · · · · · · ·	177
37		178
38		79
39		180
39 40	·	81
40	Espresso w/ Model, n=2	.01

1 Introduction

The technological improvements in processor technology are far outstripping the advances made in memory circuit design. As processors execute faster and faster, the latency experienced when accessing memory becomes a major limitation. Faster memory is available, but at greater cost. An economical balance between performance and price is achieved through the use of memory caches. The main memory is implemented using less expensive but slow technologies such as SRAM, making a large memory feasible. A much smaller memory cache is constructed of faster (and more expensive) memory circuits, such as DRAM, to be used as a buffer between the main memory and the processor. Sections of the data stored in main memory are copied into the cache, allowing it to be accessed much more quickly. Which sections of memory are copied into the cache, and how the information is maintained, is a function of the design of the cache [22, 36, 52].

A cache is effective in reducing the average memory access time because of certain properties found in software. The collection of instruction and data addresses used by a program over some time interval is referred to as its working set [3] or footprint [56]. The working set may change as the program executes, but it generally exhibits two properties:

- 1. spatial locality, and
- 2. temporal locality.

Spatial locality refers to the property that addresses tend to cluster together in space. References may be sequential or in some other way structured, denoting a high degree of spatial locality. Similarly, temporal locality refers to the property that addresses tend to cluster together in time. Addresses in the working set may be used repeatedly during their lifetime, denoting a high degree of temporal locality.

These two properties allow caches to improve memory system performance. A memory reference which is not in the cache causes a cache *miss*. The data at the referenced location and some number of its adjoining locations is brought into the cache. Due to locality, it is likely that either the same location (temporal), or nearby locations (spatial), will be referenced in the near future. When these references occur, they are already present in the cache and a cache *hit* ensues. On a hit, the data can be very rapidly supplied to the processor, much faster than an access to the main memory. The improvement provided by a cache becomes a function of how often a hit occurs

and how fast the addressed data can be provided to the processor, balanced by the delay introduced when servicing a cache miss.

The critical nature of caches has led to extensive study of various designs, configurations, and enhancements, all oriented towards increasing cache performance. There are diverse methods available to assess the alternatives, ranging from prototyping to simulation. Regardless of the method, the accuracy of the evaluation is paramount. The criteria used to justify any evaluation must accurately reflect the environment to which the cache will be subjected, otherwise any conclusions are questionable.

One of the major shortcomings of the most common evaluation methods is that the effect of the operating system and multiple user processes being executed are neglected. The methods are simpler, but ignore a major aspect of the computer's architecture. Several past efforts have shown the related impact is significant enough to warrant inspection [1, 2, 8, 11, 12, 41], and is certainly a more realistic representation of the execution environment. The drawback is the difficulty of incorporating these considerations into the evaluation. There is generally some overhead required, in time and/or resources, to perform such complex tests.

The research described here focused on developing a tool to capture multiprocess state information and perform subsequent evaluations, exploring its capabilities with studies in both detailed cache simulations and testing an analytical model. This thesis is organized as follows. In section 2 cache performance and evaluation methods are reviewed. Section 3 describes the analysis tool ATOM, and how it can be used specifically on the operating system and in a multi-process environment. Section 4 discusses the methodology followed in this research and outlines the tests performed. Section 5 reviews the results of simulations performed in the multi-process environment. In section 6 an analytical model is presented that can be used to simplify simulations with minimal loss of accuracy, which is tested in section 7. Section 8 concludes the work, with a summary of its contributions in section 9. Last are section 10, the acknowledgments and section 11, the bibliography. Two appendices are attached, A, copies of the programs used in this research, and B, tables of all simulation results.

2 Background

2.1 Cache Performance

Cache performance encompasses a variety of issues. At the most basic level, the performance of a cache can be defined by its miss rate (or ratio), the percentage of references applied to the cache whose data was not already present in the cache. Alternatively the hit rate, which is the percentage already present, may be referred to. The two values represent equivalent information, since the miss rate equals one minus the hit rate and vice versa. Depending on the system and evaluation performed, however, this metric may be an oversimplification. The goal of the cache is to improve the average memory access time, which is a function of more than just the miss rate. It is entirely possible for a cache to have a low miss rate, but due to other consideration have a long access time thus limiting its usefulness. Hence many evaluations are based not on miss rates, but rather refer to the cache latency [7, 8, 41, 47]. The drawback is that to perform an evaluation of that magnitude is much more difficult and requires modeling a greater portion of the system under test, so focusing simply on miss rates is frequently used anyway.

Regardless of the standard used, the cache miss rate is important, as the average access time does depend on this value. To understand the significance of the miss rate, it is important to understand the various sources of misses. A program generates a stream of memory references as it executes, which are applied to the cache. Cache misses are caused when an address in the reference stream is not present in the cache. This can occur for basically three reasons [3, 55]:

Start Up The first form of miss is caused the first time that a particular address is referenced in the stream. Since it has not been referenced before, there is no expectation that that memory location would have been copied into the cache. Such misses are encountered primarily when a program begins executing and all references are new, also called the warm up phase of the cache. The size of the cache and the program both contribute to the length of this phase. As the working set changes, additional start up misses are encountered as new locations are referenced.

Though a certain address may not have been previously referenced, it is still possible that its data is already in the cache. When data is copied from memory to the cache, it is moved in quantities called blocks. A block is usually larger than a single memory access, so a single miss fetches more data than is required for a single access. If a location is referenced that resides in

a block already fetched, it will hit, even though that particular address may be new. This is only effective for memory references that are primarily sequential, such as instruction fetches, in which case a large block size is beneficial. Footprints with less locality, such as data loads and stores, can actually have the reverse effect as large blocks bring in excess data which is never used.

Another technique to prevent start up misses is the use of prefetching [14, 15, 52]. This is essentially an attempt to predict what locations will be referenced in the near future, and fetch them into the cache before they are requested. The method of prediction can be hardware or software based, and must be accurate for prefetching to be effective. If data is falsely predicted and fetched into the cache, it may overwrite "live" data (live meaning that it is still part of the current working set), causing cache pollution. Additional enhancements such as a pre fetch buffer filter or victim cache can be used to limit this impact [22]. Using prefetching can improve miss rates, however it also increases the traffic between the cache and memory. An accurate evaluation cannot consider only miss rates with this technique, otherwise its drawbacks will be obscured.

Capacity The second form of miss is due to the finite cache size. A large program cannot possibly fit its entire working set into a small cache. As various parts of the working set are used, they will overwrite other live data. The obvious solution is to use a larger cache, but at additional expense. Another potential solution is to analyze the locations used in the working set. The references may cluster around certain blocks while others are unused. Changing the mapping of addresses to cache lines (or indices) may allow the references to be better distributed across all cache lines [7]. This technique is also an effective counter for the next type of miss, which together with capacity misses are sometimes referred to as intrinsic interference.

Conflict The third form of miss is due to conflict between two references. If two addresses in the working set map to the same cache line, each time they are referenced a cache miss may result (depending on the actual pattern of references). Again, altering the mapping algorithm may reduce the amount of conflict in a given reference stream by spreading out clumps. Another option is to use an associative cache [22, 52]. In this form of cache, each cache line (sometimes called set) can maintain multiple blocks, so multiple locations can map to the same line without conflict. The number of blocks held in each line is referred to as the set size or associativity

of that cache, and can vary from 1 to the maximum possible given the available chip area. This type of cache can be pictured as a two dimensional array of blocks, with the vertical dimension the number of lines and the horizontal the associativity. The bounding cases are a direct mapped cache with an associativity of one, and a fully associative cache with only one line. The drawback is that for a finite cache area, increasing the associativity decreases the number of cache lines, so each line in the cache has more locations mapped to it and a corresponding heavier load. Also, associative caches are frequently slower, which should be a factor in comprehensive evaluations.

These three categories comprise the basic types of misses found in a process' reference stream. They must be considered in even a minimal performance measurement, although there are other cache components that may improve memory system performance without affecting the miss rate.

Other cache enhancements which do not directly affect miss rates are usually related to access times. Techniques such as using a Translation Lookaside Buffer (TLB) [49] can perform cache lookups and virtual address conversions in parallel. Other methods include using hierarchies of caches, such as a small direct mapped cache on chip and a second level larger cache, possibly associative, off chip. Using combinations of caches can potentially improve the performance more than a single highly complex cache [52]. In some instances an entire cache is not added, but various buffers or filters are accommodated, such as the prefetch buffer or victim cache [7].

The cache performance will depend on many characteristics of the cache. Some of the most basic are its size and structure, and the method it uses to resolve both hits and misses for each reference type (instruction fetch, data read, and data write). Performance enhancing mechanisms may also be included, each addressing various deficiencies. Studies have shown that multiple mechanisms in concert are generally the most effective [47]. The wide variety of cache designs makes the ability to evaluate various options paramount, and there are concerns that have yet to be addressed which further complicate analysis.

So far in this discussion, caches have been considered in an idealized environment. Modern computers do not simply execute a single program continuously until its completion. The operating system generates its own references as system calls are requested. The operating system also generates references for processes such as interrupt services and other management tasks, which are performed periodically. Even more complex is a multiprocess environment, with multiple programs or threads being executed. In a multitasking system there are several processes or tasks all vying

for system resources, one of which is memory. In a uniprocessor system, control is accomplished by time sharing. The various tasks are executed for finite intervals and then execution is switched to another process — called a context switch. As each task is scheduled and executed, it generates its own reference stream with unique characteristics. The individual streams are interleaved by the context switches to yield an aggregate reference stream which impinges on the cache [19, 31, 56].

This introduces a new mechanism causing a fourth and final type of miss, transient cache misses. When a process is swapped out during a context switch, the process or processes that execute until the original process is returned will overwrite its cache data. This data may still have been live, so the overwrites may cause additional cache misses once the original process is restored. This is referred to as extrinsic interference [2], as opposed to the intrinsic interference discussed above, and can be thought of as a reload period after each context switch as evicted data is returned to the cache [56]. The impact of extrinsic interference will magnify with increased multiprogramming as the duration of each swap is extended, although this can be partially negated by stabilizing the time quantum that each process executes.

Some designs call for the cache to be totally flushed (invalidated) at each context switch automatically. This might be appropriate for a control mechanism such as the cache type structure used to implement a TLB, but in an instruction or data cache it is quite likely that some of the live data from a process would still be resident when that process returns to execution. By maintaining the cache data for as long as possible, the extrinsic interference is kept to a minimum; although this does require additional overhead to monitor the owner of each line of cache data, and complicates analysis [22].

Other architecture issues can further complicate performance consideration. A multiprocessor system is similar to what has already been discussed, but more complicated. Not only are multiple reference streams being generated, they are generated simultaneously and possibly applied to multiple caches. Each processor may maintain its own memory structure or they may share a common structure. This raises the issue of cache coherency, or the property that data stored in memory is properly maintained in each location it is represented. If multiple processes share memory but have their own caches, care must be taken to monitor when data is in multiple caches (shared) so that if the data is modified, it is modified in all caches. Various policies can be used when data is stored to the cache, such as write through, meaning data is written to memory as soon as it is written to cache, or write back, meaning the data is not written to memory until it

is evicted from the cache. Each has various advantages and disadvantages, and in turn affects the policy used to maintain coherence [15, 29]. There are a variety of other technical issues as well, such as communication and synchronization, making this a very complex design. Even more radical departures from the traditional von Neumann architecture, to a dataflow architecture for example, cause even greater difficulties in defining evaluation criteria [30].

2.2 Cache Analysis

2.2.1 Methods

There are a variety of methods available to evaluate cache performance. General reviews are presented in [1, 11, 13, 60]. The techniques can be broken down into various categories:

Analytical Models The most abstract form of analysis is based on a theoretical prediction derived from the test system's characteristics and assumptions of how it is loaded. Developing a model of the system under test requires certain assumptions which may oversimplify aspects of cache design, neglect relevant characteristics of the input, or may not be sufficiently verified to warrant their use. The accuracy of the evaluation is limited by the accuracy of the theoretical model, and unfortunately, the more accurate and comprehensive the model, the more difficult it is to solve [3]. Some models are based on abstract parameters with little relation to the actual system [31], and others may require considerable test program characterization; to the point that other methods would be equally suitable [56]. The most successful models tend to focus on very limited aspects of memory system performance to reduce their scope [28, 55].

Hardware Evaluation The antithesis of theoretical analysis is hardware evaluation. In this method, the test system is implemented and inserted into some platform. Its performance can then be monitored directly as the platform is operated. The actual analysis is quite quick, as the processing is conducted at the same speed as the platform, however the test system must be constructed, which may be a slow and expensive process. The other disadvantage is that to test a variety of alternative designs, each alternative must be constructed. This limits the flexibility and can be even more costly. Rapid prototyping can make this method more attractive, and some examples have been found in [11, 24]. Using techniques of hardware emulation can also be more efficient, although they are slower [40].

Trace Based Simulation By far the most common form of analysis is trace driven simulation. A trace of program references is generated and applied to a model of the system being tested. The model is simulated in software, and can be as complex as accuracy dictates. A software model is very flexible, but simulations are slower to compute. Also, the traces must somehow be stored, which requires a great deal of memory, although they can be reused. The trace can be as complex as desired, and there are a variety of methods that can be used to generate it:

Synthetic Generation Workloads can be created for system test through the use of synthetic generators. No programs need be executed, reference streams are simply generated randomly. Some control is provided through defining random variables and their distributions, establishing the desired characteristics of the workload. Since it is artificially generated, however, its accuracy is highly suspect. Various examples of this technique can be found in [35, 46, 57, 58].

System Emulation Another alternative which does not require program execution uses system emulation. A test program is required, but it is fed into an instruction set simulator which generates reference stream data. This pseudo execution of programs is very slow, though, and is rarely used [60].

Hardware Capture The last two methods monitor the execution of a test program on some platform, capturing the reference stream as the program executes. In hardware capture, the platform is modified so that as it executes the test code, the references generated are collected and stored. It is easy to capture a wide variety of references in the trace working at this level, but this technique suffers from the disadvantage of requiring unique hardware and/or costly modification. The two most common forms of hardware capture have been accomplished by modifying the microcode of the CPU [1, 2], or by using test probes inserted into the system to electrically read the system status [11, 60]. The first can only be used with certain architectures, however, and the latter is limited by the external visibility of data (for instance, an on chip cache could not be monitored). Once each reference is captured, there are a variety of ways to record it, such as storing it in a buffer and occasionally writing the buffer to a file. The method must be able to record data as fast as the system generates it, which may be a significant limitation. Despite the disadvantages, this method is frequently used in certain situations where other methods may not be feasible, such as very complex architectures [5, 59].

Software Capture The most common form of trace generation is by software capture. Instead of modifying the testbed, the software can be altered so that information about the program's execution is recorded. Again, the trace is generally stored in a buffer until it can be written out to a file, although there are alternatives. Software capture is more flexible than hardware based methods, as the information that is collected can be easily updated as evaluation needs change, but capturing all aspects of the reference stream (such as the operating system) can be difficult. Capture can be based on snooping programs [50], interrupt generation [32], or by explicitly modifying the test code. This modification can occur during compilation [7, 8, 25, 43, 45] or can be applied to an existing executable [11, 12, 13, 54].

Extensions There are also various extensions that can be used with the above techniques to improve their efficiency. For instance, one major drawback of trace based simulation is the storage space required for the traces. To compensate, it is possible to have the analysis program executing concurrently with the trace generation, so that no long term storage is required; one example is [8]. This does preclude reuse, however. Other techniques include sampling traces to reduce their length, although this may affect their accuracy depending on what assumptions are made in the sampling process [1, 2, 6, 33, 61]. It is also possible to simply compress the trace file, but this is only a short term solution. Other extensions include using various processing algorithms such as stack based processing to simplify simulation [48, 64], or reducing processing time with parallel computation [42, 43, 63]. Analytical models can be used in conjunction with program traces to simplify simulation and provide evaluation over a variety of system characteristics with a single execution [3].

2.2.2 Issues

The evaluation method used must accurately reflect the type of workload that would be present in a real system. This is particularly a concern when analytical models are used, as programs may not be executed at all, so a statistical approach is common [57, 58]. For hardware measurement and trace based simulation, this problem is addressed by selecting appropriate programs to be executed in the evaluation. Specific programs known as benchmarks are used as accepted standards for testing [34, 45, 49]. There are differences in workloads depending on the type of programs being considered, whether they are technical or commercial applications [37], so generally multiple test

programs are used to ensure the evaluation is comprehensive. The better test programs will have a large and complex footprint to exercise the cache fully, although this can make standardization more difficult and analysis slower.

Once a workload is identified, how it is represented and used in the analysis can vary. If a program is executed or traced, there are a variety of concerns that must be addressed for the evaluation to have much confidence [1, 11, 13, 60]:

Reference Scope The simplest forms of references to monitor are from a single process [7, 25, 45, 61, 62], but though they are easy to capture they are also not particularly a realistic reflection of cache loading. Even in this basic form, care must be taken to ensure that shared libraries and other common structures are captured. A more realistic reference stream includes additional processes, and if possible, the operating system. Hardware evaluation of a cache and hardware based trace capture for simulation do allow capture of all references, but as mentioned before they have other drawbacks. It may be difficult to identify the source of particular references, too, making analysis more difficult. Through the use of comprehensive software capture mechanisms, it is possible to capture traces with multiple processes [8, 41]. In its most complex form, this mechanism can also be used to capture traces that include the operating system [1, 2], however a thorough understanding of the test system is necessary for proper implementation. Such references are more difficult to capture, and present a new problem in processing. The multiprocess environment is non-deterministic, the reference stream can vary even for execution of the same test programs as scheduling and interrupts change the execution pattern. For a truly accurate comparison, all tests must be performed from a single stored trace, or they must all be performed concurrently from the stream as it is generated and processed [8].

Reference Length Another accuracy problem with reference streams are their length. As caches increase in size, more references are required to fully exercise them. A large cache can contain a large footprint, so a long program is needed to generate such a footprint. This is particularly relevant for RISC machines, which will have significantly longer traces for a given program because of the increased number of instructions. Current practices call for on the order of 100 million to 10 billion references to be an adequate [8]. Hardware evaluation places no constraint on program execution, but traced based methods may be limited. Early tracing mechanisms

could not generate long enough traces, so shorter traces were stitched together [1, 2]. In other cases, single process traces were interleaved to approximate a multiprocess environment [56]. Recently, more robust methods have become available so that such artificial measures are not required [13, 20]. Long traces are difficult to manage because of the storage space they require. Analysis can be conducted on the fly so the traces are used as they are generated [8], or the traces can be sampled to reduce their length [3].

Platform Impact The operating system and compiler used affect cache performance. The relative location of a program's instructions and data will affect the amount of conflict since those locations determine which cache line each will be mapped to. Other considerations such as data alignment, prefetch/flush commands, and program scheduling will also affect the reference stream. The compiler generates code optimized for a certain physical memory system, so may not be ideal for the test memory systems being considered. For the purposes of most evaluations, this effect is considered to be equivalent across all designs, and can be ignored, particularly by using the least optimized code possible [69].

The memory system used on the platform will also affect the evaluations performed with it. The size of the memory can produce page faults and other activities, which in turn generates additional overhead references that would not have occurred in the modeled system. Other systems may dynamically schedule activities based on the system state, which may include memory system performance, so ordering of events may be subtly altered.

In certain architectures, the scheduling of references is linked directly to the memory system performance. For instance, one possible method to hide the cache latency is to generate a context switch on any cache miss. For this to be viable, the overhead of performing a context switch must be less than the latency to service a cache miss. If this is the case, the cache performance then plays a major role in defining the reference stream. One solution used in [38] is to not only simulate the cache, but the pipeline and instruction set as well. The test program executable file is fed into the simulation which executes it "virtually". Such a simulation is very comprehensive but also quite complex. Parallel systems present a similar problem. References may be generated for one system and a variety of memory configurations can be tested, but any changes to the architecture of the underlying system may totally invalidate the accuracy of the reference stream. Also, multiple reference streams are being

generated simultaneously, either being applied to the same cache or multiple caches that must remain consistent. Generally, such complex architectures dictate certain types of evaluation methods, using either synthetic [46] or hardware monitored traces [59] for analysis. Another option is to capture robust traces with more information than just simple addresses so that the execution stream can be re-created for a variety of systems [26, 32].

Reference Mapping When a reference is applied to the cache, it is mapped onto a cache line. A simple hashing of the address bits may be used, or a more complex algorithm, possibly including other information such as the process identifier [52]. The algorithm can vary with the system and depending on how addresses are collected it may be relevant. Depending on the capture method, the addresses generated may also be virtual or physical. Virtual addresses may be used to model caches, however this is a simplification. The actual memory system must at some point convert all addresses to physical form. This conversion affects how lines are mapped from memory to the cache, so it is relevant to cache performance. Unfortunately, converting to physical addresses is a very complex task that requires considerably more system state information than is provided by a basic reference trace. Since the placement of programs in memory affects their mapping into the cache, the loading of programs into memory is also relevant, although this is usually controlled by the operating system.

There are additional concerns relevant to particular methods. If traces are captured, care must be taken so that the act of tracing does not affect the trace generated. Hardware capture methods tend to be non-intrusive, but have other drawbacks. Software based methods in particular are very intrusive since they modify the test programs, and certain measures must be taken to compensate [1, 11, 13, 60]:

Address Skewing The code added to a test program will change the various address used for both instruction fetches and data accesses. If the addresses during execution are used directly for the analysis, the results will be skewed. Instead, the addresses must be calculated based on what the reference position would have been without tracing. This is normally handled by the trace generation software, and can be transparent to the simulation model.

Processing Skewing The additional code inserted into a program can also cause the processing characteristics of the test program to be skewed. The added code may make additional calls to system resources or generate additional interrupts. The capture mechanism should ideally

identify the source of references so they can be discarded if not generated by the original test program, although this is difficult when the operating system is considered.

Program Size Since program size is increased, certain aspects of execution will be changed such as paging. The larger programs will occupy more memory and hence require greater system overhead to manage.

Program Speed The program speed is related to the program's size. The additional code introduced into programs can easily slow down their execution by an order of magnitude [8]. The more processing introduced by tracing, the greater the slow down will be. This affects the accuracy of traces in two ways. Longer programs will have a disproportionate number of real-time interrupts during their execution. Some form of scaling must be used so the frequency of this type of interrupt is reduced within the trace. Neglecting to perform the service routine is possible, however may affect system performance. The longer programs will also have a disproportionate number of context switches as the additional code can both cause switches as well as slow down the original program so that less is accomplished during the maximum execution interval allowed by the scheduler.

Once such concerns are addressed for a given evaluation methodology, an analysis can be performed with a great deal of confidence in its results.

2.3 Current Work

As early as the late 1980's, the impact of the operating system and additional processes was recognized as a concern in memory system performance [1, 2, 3]. More recent work has consistently validated the supposition that this impact was significant enough to warrant further study, and should be included in any comprehensive memory system evaluation [5, 11, 12, 13, 41, 59]. More importantly, as computing capability increased, it has become possible to capture longer and more complete traces directly, without using such patch work measures as described before.

Much of the recent work has revolved around trace driven simulation with software capture methods. Many studies still consider cache performance, although others are becoming more focused, looking at specific areas such as the effect different operating system structures can have on memory system performance [11, 12]. Some of the methods used are either proprietary [37], or especially designed for a certain application [62]. Some generic tools have been generated, such as Epoxie,

which rewrites assembly code to generate address traces [11, 12, 13].

Another such tool is ATOM, very similar to those found in [11, 12, 13, 37]. Developed by DEC's Western Research Laboratory, ATOM is a general purpose program analysis tool that can be customized to perform a wide variety of different evaluations. Until recently, ATOM focused on only the single process environment, but in its latest versions, it now has the capability to capture traces that include the operating system as well as multiple user programs. This research has revolved around refining this capability and demonstrating its applicability to cache analysis.

3 ATOM Overview

3.1 General Use

ATOM (Analysis Tools with OM) [51] is not a specific application; rather it is a toolset that can be used to produce custom analysis tools. It provides the framework to generate program traces during execution and pass the trace data to analysis routines through a procedure call interface. The analysis or simulation program is actually incorporated into the test program, so as the test program is executed, so is the tool. This procedure is commonly referred to as execution driven simulation, effectively combining the act of tracing and analysis. Tracing of this type alleviates the need for trace storage, as well as the difficulties of synchronizing a separate analysis program with the test programs.

The analysis performed can vary a great deal due to the flexibility provided by ATOM. Tracing is performed on selected events such as program start/stop, basic block boundaries, memory reads and writes, instructions, or procedures. Certain types of a given event can be selected (i.e., a certain procedure call), or all instances of an event (i.e., every instruction). The trace capture is inserted as a function call to an analysis routine, so that when a particular event occurs during execution, information about that event is passed to the analysis routine where the event data is recorded, processed, or in some other way used to perform the desired evaluation.

Given this type of framework, tools are quite easy to generate. For a simple cache simulator with a single process, the test program is instrumented at every instruction fetch and at every data load or store. The memory location referenced by each instruction is passed to the analysis routines corresponding to that reference type. Within the analysis routine, the cache simulation is performed, so that when the test program concludes, the simulation is completed.

The specific form of analysis to be "instrumented" into the test program is incorporated at link time by ATOM using two files:

- 1. the *instrumentation file*, which instructs ATOM which events to trace on and what event information to pass to the analysis routines, and
- 2. the analysis file, which defines the various analysis routines and any other subsidiary functions required.

It is a very simple process to use. The test program is compiled, and then used as input to

the ATOM program with the following example command line:

%atom program.rr inst.c anal.c -o program.trace

The program is then executed and the desired analysis specified by inst.c and anal.c is performed. This is a very simple example. There are various control flags that ATOM accepts, these are described in both the on-line documentation and the program manuals.

For simplicity it is also possible to define tools for ATOM. A tool description file is created which specifies which instrumentation and analysis files to use, as well as the various flags to pass to ATOM. The programs are instrumented with a tool by using the command line:

%atom program.rr -tool eval -o program.trace

In addition to simplifying the command line, defining a custom tool also allows additional control flags to be used. The basic ATOM command line does not accept loader flags, for example, so the flags necessary to include shared libraries such as math.h (-lm) cannot be used. This would normally prevent analysis routines from accessing such basic functions, which is obviously an inconvenience. By defining a tool, it is also possible to define additional flags and at which stage of instrumentation they should be used - allowing the use of shared libraries and other linker/loader flags.

With the flexibility provided, ATOM is a versatile tool, but accuracy is still a potential problem. Another strong point for ATOM is its robustness. In the cache example above, one major concern is the fact that by adding additional code to the program, the reference stream becomes skewed by the additional instructions. This is automatically compensated for by ATOM during instrumentation, so that the addresses passed to the analysis routines are those of the memory references without tracing.

Another area ATOM excels in is its care with shared libraries. Many simulations totally neglect shared libraries, which may be a significant portion of the code depending on the application. Programs can be compiled with the non_shared option, or ATOM can instrument the shared libraries as well. To be even more exact, an instrumented and non-instrumented copy of the shared library routines are produced. This way if the instrumented program calls a shared library, the instrumented version of the library is used. If the analysis routine calls the same library function, the non-instrumented version is used so that the analysis is not corrupted.

Until recently, ATOM was not capable of tracing the operating system, and was not partic-

ularly suitable for tracing multiple test programs. The latest version of ATOM, however, does allow instrumentation of the operating system. The initial tests of this facility were performed by Eustace and Chen in [20], but some aspects were not particularly well addressed. The primary focus of this research has been to further test and build on their work [24].

3.2 Operating System Implementation

With the latest version of ATOM, it is now possible to instrument and study the operating system, specifically the OSF kernel. It is treated much as any program would be, albeit a very large and complex one. Because of the unique nature of the operating system, there are certain measures which must be taken that are not required for a normal program. Part of the mechanism used to study the kernel is also used to capture traces with multiple user processes as well.

3.2.1 Set Up

To use ATOM with the operating system, some modifications are usually required to the test platform. More memory may be needed to execute the larger programs, 128MB is recommended by DEC. The larger programs will also require more swap space (256MB recommended), a larger user file space, and an expanded root partition (up to 60MB depending on the application). ATOM version 2.20 or later must be installed, with the WRL enhancement kit. Both are available from DEC via anonymous FTP.

Changes are necessary to allow the kernel to be instrumented. The makefile, normally in the /usr/sys directory, must be modified and the kernel remade. The two modifications required are:

- The LDFLAG line must have the -ncr flag removed. This flag removes the compact relocation records, and is not compatible with ATOM.
- 2. The ALPHA_TEXTBASE must be increased to account for the larger kernel size. This value represents the amount of space in memory allocated for the kernel text, usually set at h230000. Instrumentation increases the size of the kernel so this value must be increased accordingly. The required increase will vary, so occasionally the kernel must be generated twice. First a rough estimate of the necessary increase is used to make a kernel which is instrumented. The nm -B command can then be used to calculate the actual value needed. If it is too small, the

kernel will crash, and if it is too large, memory may be wasted. For the work performed here, a value of h2C00000 was used.

Once the makefile has been altered, a new kernel is created by the sequence of commands:

#make clean

#make depend

#make

These commands must be executed as root; using the sudo utility is not possible as the kernel will not be made correctly. During testing it was useful to have multiple kernels available with different ALPHA_TEXTBASE values as needs changed. If multiple kernels are made, it is necessary to rename the existing kernels before a new one is created as all existing files of the form vmunix*.* are erased during the make process. The new kernels are then instrumentable as any other program.

3.2.2 Programming

The act of instrumentation inserts function calls into the test program. These functions are executed as each event is reached during program execution, performing the desired analysis. For a cache simulator, those events are instruction fetches, data reads, and data writes. At each memory reference, the address referenced is passed to the analysis function for processing in the cache model. Additional functions are used at program start and end to initialize the simulation parameters and report the simulations results. The various functions and the instrumentation are defined in the two ATOM files mentioned previously for both the kernel and test programs.

To incorporate the operating system into the analysis, it is necessary for the operating system and test program to share data. The cache state must be accessible to both programs, as well as other counters and synchronization flags. This sharing can be accomplished via the /dev/kmem or /dev/mmap utilities. The shared data is local to the kernel. When the test program begins, either of the utilities is used to map the shared data into the test program's address space, where it can be accessed via a pointer. Now the two processes have a common data structure that is the core of the simulation. To use these utilities, there are two requirements. First, the test programs must be run as root to access the /dev/ files. Second, two copies of the kernel must be created. One is the executable which is actually loaded, the other is a debug version which contains the symbol table information necessary to perform the mapping. The debug version stays in the same directory as

the test programs.

The ability to share data is the also key to capturing traces from multiple processes. As described above, data is captured from two processes, the kernel and the user program. As will be seen, the same technique can be used to increase the number of processes being captured. The example above uses shared cache state data, but any set of data may be shared to provide the desired capture information.

The instrumentation and analysis files are not substantially different for the kernel and user programs. For the kernel, a test must be used to ensure that certain procedures are not instrumented (see below). For the test program, the shared data must be mapped at program start and the data recorded at program end. Otherwise, the analysis functions may be more or less the same. For the cache simulator, a process identification value is passed with the address so that the sending process is recognizable.

Figure 1 shows logically how the original code and analysis routines work together to perform the desired analysis, in this case the cache simulator.




Figure 1: Program Block Diagram

3.2.3 Execution

Once the required files are written, the implementation is not substantially different from that of any other test program. The two instrumented versions of the kernel are produced with two slightly different command lines. For the executable:

%atom vmunix kern.inst.c kern.anal.c -Xkernel -Xgprog -o vmunix.trace and for the debug version:

%atom vmunix kern.inst.c kern.anal.c -Xkernel -g -o vmunix.debug

The various test programs are also instrumented as described above. The executable version of the kernel is moved to root, and the system is restarted with the #shutdown -h now command. Using boot -fl i, the system is restarted and the instrumented kernel is specified and loaded. The testbed is frequently shutdown, so it was helpful to have a dedicated system for this research so that other work was not interrupted. Once the kernel is running at the desired execution level, the test programs are then executed normally, performing the analysis. It is recommended that a batch file be used to run test programs to simplify testing.

3.3 Problem Areas

3.3.1 ATOM Limitations

Certain characteristics of ATOM define limitations on the instrumentation which can be used within the Unix kernel.

- Since it is the operating system, tracing cannot be based on the program end event.
- Certain kernel procedures cannot be instrumented. These are the locore, lockprim, and spl libraries, which account for only 132 out of 10,678 kernel procedures so the error induced should be negligible.
- Floating point numbers cannot be used within the kernel.
- The ATOM model used when simulating dynamic memory allocation is not accurate within the kernel, so analysis of this aspect of program execution is suspect.
- No system call interfaces can be used within the kernel.

Most of these limitations are not particularly significant, although the last is inconvenient. Without system calls, file IO is not possible, which precludes using a file to set evaluation parameters. This makes it very difficult to dynamically define analysis parameters, so in many cases the programs and operating system must be re-instrumented for each desired evaluation (i.e. a separate run for each cache configuration). Many other shared library routines, such as mathematical functions, are also unavailable. As future versions of ATOM are released, hopefully some of these shortcomings will be addressed.

3.3.2 Kernel Limitations

Working with the kernel also entails certain problems, especially for a programmer unfamiliar with the operating system environment. The kernel is difficult to manipulate, requiring special access privileges. The critical nature of the program requires careful handling, although based on previous work, instrumentation errors will not damage the system — a kernel improperly instrumented will usually not even boot. The primary difficulty of working with an operating system is the difficulty in debugging. Most debugging tools cannot be used to debug a kernel, and many of the error messages generated are cryptic. Initial testing of instrumentation code should be done on generic user programs, and only when working on that level should it be attempted on the kernel. This provides better checking, and a much faster debug and test cycle. Working with the kernel is a slow process. Making a new kernel takes up to 8 minutes, and each instrumentation can take as much, if not more, time. Even assuming a new kernel is not required, to test a kernel usually takes about 20–30 minutes (as compared to the almost instantaneous results from a simple user program). Even with debugging on a user program, many problems will only appear in the kernel, so in general, development is very slow. Some of this may have been due to system limitations, but only a minor improvement should be expected with better resources.

There were three obscure errors found regularly during kernel testing:

- 1. KSP INVAL
- 2. bootstrap address collision: image loading aborted
- 3. trap: invalid memory access from kernel mode

The first error can occur when the kernel is loaded or during execution. This is roughly equivalent to a segmentation violation which is normally caused by a misuse of pointers. This error may

also be caused by running out of memory, if there is not enough stack or heap for the kernel to execute. The second message always appears during kernel loading. This is caused by an incorrect ALPHA_TEXTBASE assigned in the makefile. The nm -B command should be used to determine the correct value and the kernel remade. The final error always occurs during test program execution. This was an intermittent error and the cause was never found, even after conferring with DEC. The error always occurred in the kernel's thread_preempt routine which suggests it is related to interrupts and/or context switching. The error was linked to the size of the test programs being executed. A single large program could cause the error (such as Xlisp), or combinations of smaller programs (such as Alvinn with any other program, or Compress, GCC, and Espresso all together). Since it occurred with only one test program running, it cannot be caused by having two or more test programs sharing the kernel's data structure. The memory of the testbed was increased from 64 to 160MB with no effect. The hardclock scaling (see below) was reduced to its minimum value of 50% with no effect. To isolate the problem it will be necessary to complete an examination of the kernel which is beyond the scope of this work. The most likely cause is the threaded execution of the kernel and the lack of firm control within the analysis routines; although it is possible that the hardclock scaling is the culprit.

3.3.3 Program Size

One common problem with any software-based tracing method is the increase in program size. Since the program is instrumented with not only tracing information, but also analysis functions, this is a greater concern when ATOM is used. The normal OSF kernel is about 8-9MB. If the same kernel is instrumented with a function call at every instruction, and an additional call at every data read or write, the kernel will grow to 92.7MB and require an ALPHA_TEXTBASE of about h5A00000. A kernel this size could not even be loaded on the test machine. By instrumenting groups of instructions (and still each data reference), the kernel is only about 46MB with an ALPHA_TEXTBASE of h2C00000, which is executable. Instrumenting just instruction or data accesses will reduce the size by about half. It is important to note that the size of the instrumented kernel is primarily a function of the degree of instrumentation, not analysis. Changing the amount of analysis processing only varied the size of the kernel by about 4MB.

Besides the strain on the system from working with such a large kernel, it also raises an accuracy issue. The kernel used in our tests left only 15MB of memory available for test programs,

yet this is supposed to be simulating a system with about 50MB of free memory. The situation is even worse when the fact that each test program is also instrumented and significantly larger than normal is considered. Such large programs require more paging, which in turn skews the amount of overhead each program requires. For more accurate results, the amount of memory should be increased proportionately.

3.3.4 Execution Speed

Execution speed becomes critical when considering the instrumented kernel. The inclusion of tracing can reduce the execution speed of a program by an order of magnitude [8], more so with the additional processing. A slowdown of this magnitude may not be tolerated by the operating system. At some point, the kernel becomes so slow that it cannot function correctly. Interrupts and service requests may be generated faster than they can be serviced, effectively hanging the system during boot up. This can also be seen during test program execution if too many processes are executed — the kernel simply thrashes and the system stalls. Even assuming the operating system does work, basic tasks can take an inordinate amount of time. Booting a kernel with a basic cache simulator in multi-user mode and logging on took over an hour in one test. Several methods have been explored to accelerate the kernel and counter this problem.

The first is to use a different programming style for the kernel analysis routines. Only the bare minimum code necessary to perform the desired task is used. No additional function calls are made beyond the initial call to the analysis routine, eliminating extra switching. Any additional computation is incorporated into the primary function, even if this requires duplicating code. Loops should be used sparingly and the iterations minimized, and any other time consuming operations should be optimized. Minimizing data storage may help, but is not a primary factor. These techniques will definitely speed execution, particularly eliminating function calls, so even though some of these changes introduce poor programming practice from a software engineering standpoint, they need to be used.

If the kernel boots, but is too slow to execute the test programs in a multi-user environment, the first solution is to reduce the number of additional processes the kernel may be executing. Programs being run by other users or not part of the test should be eliminated. Other background processes associated with the operating system can also be killed. In multi-user mode, there are additional background processes executing, such as LAT, cron, network software, and printer daemons.

Many of these are not necessary for the tests and can be removed — the fewer processes running the faster the kernel will be.

If the kernel is still to slow, or will not boot in multi-user mode, it is possible to run the programs in single user mode. This effectively eliminates all extraneous processes and dedicates the system to the instrumented test programs. When the system boots to the first # prompt, do not start the higher execution level (the command is ^D). The local disks can be mounted using #mount -at ufs so that the test programs can be accessed (assuming they are on a local disk). The simulations can then be executed normally. If multiple test programs are desired, they can be run concurrently by using background mode (&) for each. Using single user mode is significantly faster, and can be considered an advantage or disadvantage. It is true that most of the processes that would be executing in a "real" environment are absent, lessening the accuracy, however it also lets the analysis focus on the operating system overhead associated with a particular program without all the other extraneous references. The use of single user mode will depend on both the constraints of the kernel and the desired evaluation. Single user mode may also limit the choice of test programs. Some programs, such as SC in the SPEC benchmark suite, require specific interfaces which may not be available and so cannot be executed.

If the kernel is so slow that it cannot even be booted, it may be necessary to disregard some of the real-time interrupts that are stalling the system. The main interrupt of concern is the system call to the hardclock. The number of the hardclock calls which are performed can be scaled by using assembly code [10]. This allows a certain percentage of the interrupts to be ignored. This has by far the most significant impact on kernel speed, and should be sufficient to allow most programs to execute.

The speed factor also raises a question of accuracy. Any event that is based on an absolute timing mechanism (such as real time interrupts) will not be affected by instrumentation. That means that as an instrumented program executes, it sees a disproportionate number of these events during its execution. The hardclock scaling mentioned above will partially resolve this issue, but it has not been fully verified. Another accuracy factor is the number of context switches. If a system uses a maximum execution interval, the frequency of context switches seen by an instrumented test program will also be out of proportion. One measure used in [8] is to increase the maximum execution interval defined by the task scheduler.

3.3.5 Re-entrance

One of the most complex, and possibly significant, aspects of working with the kernel is its multi-threaded nature. System calls, interrupt service routines, and other overhead functions are all separate processes to be executed by the processor. They may be executed at any time during program or analysis execution. This causes a problem of guaranteeing the integrity of the analysis data. For example, during execution of the test program, the analysis routine is called. While the analysis routine is still processing that particular event, an interrupt occurs. The interrupt will supersede the analysis routine and the interrupt service routine will be executed. The service routine is part of the kernel, and is also instrumented. Therefore, as the service routine executes, it also generates events and calls to the analysis routines, before the prior analysis routine call has completed. Since all analysis routines access a common data structure, the actual state of the data becomes non-determinate and the evaluation results inaccurate. Consider an analysis routine which is interrupted in the middle of incrementing a counter. The counter is loaded and incremented, but has yet to be stored. The second execution of the analysis routine also increments the counter, so it loads, increments, and stores the data. The problem is, the value the second routine loaded was incorrect, since the first routine never had a chance to store the new value of the counter. When the first routine does return to execution, it then writes the value of the counter, which eliminates any changes to the counter that occurred during the interruption. Analysis functions must be designed explicitly to handle such concerns, called re-entrant, since they can effectively be "entered" multiple times without loss of integrity.

Further data thrashing is possible during a context switch. At a context switch, the current state of the processor is saved so that when that process returns to execution, it is started from the point where it was swapped out. This current status is usually represented by data such as the registers and allocation tables. In a threaded program, however, there may be data that is visible to all processes and not stored at the context switch. If this data is relevant to the state of a particular process, it must be explicitly defined as such. For instance, one process sets a variable in the global data. This data is carried over a context switch and is now visible to the next process, where it may or may not affect its execution. If the communication is intentional, care must be used so that a context switch performed in the act of setting the variable will not disrupt the execution. For this reason, the scope of data should be kept as local as possible, and any global data must be protected.

Re-entrance is normally achieved through synchronization. Each time a particular function is entered, it must determine if it is unique or if there are other instances of that function in mid execution. This is accomplished by a semaphore or other form of signal which is visible to all instances of every function. Such global data can be used to coordinate the activities of each function, the actual implementation depending on the desired effect. For the synchronization to be effective, it must be an atomic operation. The two acts of checking the semaphore and setting it if it is not already set cannot be interrupted, otherwise synchronization may be lost. For example, a process checks the signal and determines that it is the first instance of that analysis function. Before it can set the signal, however, an interrupt occurs and the function called again. This instance also checks the signal and determines that it is the first, conflicting with the legitimate first instance. Normal instructions do not provide this capability, as an interrupt may quite easily occur between testing and changing a variable. Instead, particular commands must be used, which will depend on the platform used.

The task of making analysis routines re-entrant is further complicated by the fact that the analysis routines are being executed within the kernel. There are many libraries of thread control and synchronization routines such as pthreads.h, semaphore.h, signal.h, and others, but these are mostly services provided by the kernel, not available within the kernel. To make the analysis routines fully re-entrant, it will be necessary to incorporate the same synchronization used within the kernel, which is not well documented.

In some cases the error introduced by data corruption is small enough that it can be tolerated. In other cases, contrived re-entrance can be incorporated with basic programming to insure some protection. For a detailed analysis of a multithreaded program such as the operating system, however, full re-entrance will be required. This problem has not been addressed before, and will require substantial investigation before it is adequately resolved.

3.3.6 Reference Stream Accuracy

The threaded nature of the operating system also raises accuracy concerns. Through testing, it has been determined that there is no duplication of kernel software similar to that used for shared libraries in single process simulation. This means that if the analysis routine in the test program makes a system call or instigates an interrupt, then the instrumented kernel service routine is executed. This in turn generates additional references for the simulation which would not have been

generated in the untraced version of the program. This is a significant concern, particularly if the execution of the operating system is to be analyzed in detail. Since all real-time interrupt routines are instrumented, they generate additional references as well since there is proportionately more interrupts per program execution time. To counter this, there must be an explicit mechanism to determine the cause of the operating system references and disregard the additional references — possibly something to incorporate as an aspect of the re-entrance mechanism.

3.3.7 Portability

The final area of concern is ATOM's portability. One criticism of many of the past methods was their lack of portability. Some are custom tools, and many were tied to a specific architecture or program. It is unfortunate that ATOM is no exception. ATOM has only been implemented for the DEC Alpha workstations and the operating system aspect can only be used with DEC OSF/1. The one advantage ATOM does have is its flexibility. Since it is a generic framework based on software, that framework can be reconstructed for other platforms or operating systems. The tools already created can then be used to compare results across systems. Because of this it is hoped that one day ATOM will be available for other systems, which is entirely possible.

4 Test Methodology

4.1 Cache Model

Fundamentally, a cache is simply a device used to store subsets of a large data pool for quick access. This type of structure may be found in a TLB [49], memory mapping tables [52], or within an instruction pipeline [27]. The most common form, and that which is modeled here, is a memory cache used to improve average memory access times by storing data mapped in from main memory. The design and execution of such caches have been rigorously studied, and are described in a variety of sources [22, 36, 52].

The goal for this research was to develop a flexible cache simulator that incorporates reference streams from multiple processes, including the operating system. This was built on the framework outlined in the previous section, using a common data structure in the kernel's address space to provide synchronization and store the cache state. The test program mapped this structure into the program's address space by accessing the /dev/mem facility, so all test programs must be executed as root (moot point in single user mode). To perform a single process simulation for comparison, the code was slightly modified so that the cache data was local to the test program, external communication and synchronization were no longer necessary. The code used is provided in appendix A, but a summary of the most significant characteristics is provided below.

The default ATOM tools only incorporate one test program and the operating system. By using the same technique, however, it is possible to extend a simulation to an arbitrary number of programs. Each program simply maps the same kernel data structure into its space via a pointer so each process now has access to the same common memory structure. In this way, simulations can be conducted with multiple test programs with the operating system.

For simplicity, the various analysis files were implemented as custom ATOM tools. This allowed the use of shared library functions such as math.h within the analysis functions, as well as simplified the act of instrumenting each test program. The tools defined for this research are:

kexe This specified the kernel instrumentation and analysis programs with the ATOM flags necessary to produce an executable version of the kernel.

kdbg Kdbg also specified the kernel instrumentation and analysis programs, but with the ATOM flags required to produce the debug version of the kernel used to map memory addresses.

user# The final tool was used for the test programs. The # symbol represents a digit, 1, 2, or 3, which identifies which test program is being instrumented. The only difference is the process identification number assigned.

The program captures both instruction and data references to be able to model both split and unified instruction and data caches. This is relatively simple for a RISC architecture; each instruction generates one instruction reference, and all data references are one of two possibilities, a data load or data store. Instrumenting every instruction generates too large a kernel to be executed on our system. Instead, instructions are instrumented within basic blocks in groups of 8 or less. This both decreases the size of the programs, and speeds their execution. The processing routine is passed the initial address and the number of instructions that follow to simplify processing. With this information, the addresses of each instruction can be recreated and processed. It is also possible to only instrument each basic block, but grouping instructions presents a problem. To simulate a unified cache, the interleaving of instruction and data references in the same stream is required. If instructions are instrumented in groups, the actual interleaving cannot be reconstructed. Data references could be out of place by as many references as the number of instructions grouped together. For this reason, instructions should be instrumented individually if possible. Using smaller blocks of instructions minimizes this error, and also allows another simplification in processing. If the groups of instructions are smaller than the cache block size, then only one reference need be processed for the entire group and the reference counter incremented by the group size. A small margin or error is introduced because of the assumption that instructions are aligned along blocks, but this will be minimal as block size increases. This was used in the simulator, limiting the minimum cache block size to 32 bytes given a 4 byte instruction.

Each reference is applied to its appropriate cache according to the cache's characteristics. The caches themselves are defined by 4 or 7 parameters, depending on cache type:

Type Either split, containing separate instruction and data caches (type = 1), or unified, having a single cache for both types of references (type = 0).

Cache Size The cache size in number of bytes. The size is specified as an area, so that the number of cache lines in a given cache is determined by:

cache size
block size * associativity

Cache size is specified independently for each section of a split cache, as are the last two parameters.

Block size The size in bytes of a cache block, which is the unit of transfer between the cache and memory.

Associativity The number of blocks per cache line.

For most simulations of this type, such parameters must be statically defined during compilation, which makes repeated tests with a range of parameters difficult. This is because the kernel cannot access file IO so simulation data cannot be loaded when the program starts. This program instead defines maximum parameters during compilation and memory is allocated for a worst case condition. When the operating system is started, the simulation also starts but with a flag so that all references are discarded. When the first test program is executed, it loads the desired cache parameters from a file and stores them into the cache structure, thereby allowing dynamic definition of simulation parameters. Once this is completed, reference capture is enabled and the simulation commences. This also speeds up the operating system when a simulation is not actually being performed, since after all test programs have completed the flag is restored and the simulation portion disabled.

Other cache characteristics are constant. These are programmed into the simulation and cannot be modified without code changes:

- The various threads encompassing the kernel are treated collectively as a single process.
- Caches are virtually addressed. A process identifier is associated with each cache block to identify its owning process, so cache flushes on context switches are not necessary. This neglects aliases, or multiple virtual addresses to the same physical location, but the effect of such shared data should be minimal given the test programs used. If multiple threads of a single process such as the kernel are to be considered, however, this cannot be ignored. Using virtual addresses drastically simplifies the simulation, since no translation to physical addresses is necessary, but it does have a drawback. The virtual addresses for a program will depend on the system executing it and how it has been mapped from memory. This mapping may be optimized for a particular memory system or the current execution environment, and so skew the results of a simulation of a different system on the same addresses. This must be accepted unless the virtual/physical mapping is also considered in the model, which is not a simple task.

Since the effect will be consistent across all programs and caches in the simulation, its impact is ignored.

- No prefetching (also called demand fetching) is incorporated into the simulation. This is
 not particularly realistic, since pre-fetching is a simple but powerful enhancement to cache
 performance, but for an initial test of the simulation capability, it becomes an unnecessary
 complication.
- All references are assumed to be the same size, accessing a single byte. This is acceptable
 assuming that any words addressed do not cross cache block boundaries.
- Mapping of addresses to cache lines is by a simple masking of the low order address bits. This
 is the most simple and common form, although other hashing algorithms are possible.
- An allocate on write policy is used, so data writes are treated the same as reads. This is generally the most pessimistic write policy, as opposed to its opposite, no fetch on write, in which a data write miss is ignored by the cache and sent directly to memory [29]. Write back versus write through considerations are ignored, as the model does not consider traffic to main memory.
- Set associative caches use a least recently used (LRU) replacement algorithm.

Cache performance is recorded as reference and miss totals for each type of reference. Totals are generated separately for each process for each cache. Values are reported at the end of the simulation; for multiple processes at the end of each process. Process overwrite data is also captured, in the form of the total number of overwrites by each process over each of the other processes. This is accumulated by incrementing a particular counter identifying the previous and present owning process for each cache block overwritten. Cache performance information for the operating system is only captured during the execution of test programs. References before or after the program are ignored.

One concern was that in a multiprocess environment, execution is non-deterministic. Because of this, multiple executions cannot be used to evaluate multiple caches, as there will be differences between each execution. To counter this, multiple caches with varying characteristics are simulated during a single execution. This way, cache performance can be compared across equivalent loading. It does slow down execution, but accomplishes more with one run.

Another concern was the threaded characteristics of the operating system analysis, some form of re-entrance was required. To address this, a flag is set upon entry to the ATOM analysis routines. The flag is a global variable visible to all of the executing processes, so can be used for synchronization. If an analysis routine encounters the flag already set on entry, it immediately exits, maintaining data integrity. By assuming that the reference which called the analysis routine was in some way instigated by another analysis routine, this also prevents interrupts generated by the analysis routine from contributing to the simulation reference stream. It does cause any other interrupts which occur during analysis processing to be neglected as well. While this may seem like a disadvantage, such real-time interrupts are normally skewed by the slowed processing, so neglecting a portion of them is actually beneficial. This implementation is not ideal, because the flag is not set or cleared as an atomic operation. The majority of signaling and synchronization protocols available in programming are actually services provided by the kernel, and therefore not available to code that is executing within the kernel. If an interrupt occurs in the process of checking or setting the flag, the execution is undetermined. This was particularly a problem during context switches, so another mechanism was added. Not only do the analysis routines check the signaling flag, but they also check to see if a context switch has occurred. If a context switch has occurred, the flag is automatically reset. This is obviously a very improvised strategy and has much room for improvement, but it was effective in regulating the reference stream enough to allow reasonably accurate simulations.

Other aspects of the code were dictated by the use of ATOM. As mentioned in the previous section, all processing was kept to a minimum. Loops were used sparingly, and no function calls beyond the original analysis routine were used. This is not particularly good software engineering practice, but necessary. The hardclock scaling mentioned was also incorporated, with a 90% reduction in the number of hardclock calls. Even with these measures, the instrumented operating system was slow enough that it was also necessary to perform all simulations in single user mode. Multiple processes could still be used by executing them in background mode.

The program developed is a very comprehensive and flexible simulator with a great deal of potential, but it does have some problems discovered in hindsight that should be addressed in future work.

Program size is still a concern; more memory is definitely needed to reduce paging for more
accurate simulations. Increasing memory should also improve execution times.

- Program speed is also still a concern. Ideally, the scheduler should have been modified so
 that instrumented programs use a longer maximum execution interval to accommodate their
 decreased speed as done in [8].
- The block replacement data showing process overwrites is not distinguished by reference types.
 This is an oversight and limits the potential usefulness of the data, as it is impossible to determine the contribution of each type of reference to the amount of interference.
- Using virtual addressing is simplistic and raises other issues. Physical based addressing should be used if possible.
- The impact of the existing memory system and architecture are not considered, simply assumed
 to be consistent and neglected.
- The methods used to correct timing problems, such as scaling hardclock interrupts and ignoring
 interrupts during analysis, are not verified. An extensive analysis should be conducted to
 demonstrate or refute their effectiveness.
- The synchronization used is very fragile. Ideally the synchronization method used within the kernel should be studied and incorporated so that the analysis code is truly re-entrant. This is particularly necessary for more reliable analysis of threaded programs.

Even with these potential problem areas, however, the program was capable of performing most of the desired simulations, and provided an adequate validation of the multi-process capability of ATOM.

4.2 Verification

To have any confidence in the results of a simulation, the simulator must first be verified to ensure that it does indeed produce accurate results. The developmental nature of this project precluded a direct comparison with other equivalent work. Default tools are provided with ATOM which can incorporate the operating system, but do not have the flexibility to verify the range of cache types that will be simulated. Other tools are not readily available to generate comparable simulations. Instead, a multi step approach was used to demonstrate the program's correctness.

The first concern was the ability of the program to accurately capture the address traces.

This was accomplished by writing a second ATOM based application that simply captured traces

without performing any other processing. The references it captured were compared to those captured by the simulator, which were identical. The second ATOM tool was simple enough that it could be verified by inspection, so if it does not capture the address traces correctly then any flaw is within the ATOM framework and cannot be addressed here.

The next aspect to be verified was the processing of the reference stream. The program was slightly modified so that as each reference was processed, it was also stored to file. A trace file was generated for the following four benchmarks:

- Compress
- Ear
- Espresso
- SC

for the three caches shown:

- Unified 8192 byte 2 way associative cache with 64 byte blocks
- Split 2048 byte fully associative caches with 32 byte blocks
- Split 4096 byte direct mapped caches with 32 byte blocks

The trace file was then used as input to the DineroIII cache simulator to test the cache processing. DineroIII and simulation results were identical for all 12 cases.

A further test was used to ensure the simulation program executed correctly. The results of single process simulations were compared to the results of benchmark cache analysis in other papers [25, 45]. The cache performance was roughly the same in that the same general behavior patterns were present, however there were some differences. This is primarily due to differences in the inputs used; in some cases alternate or combinations of inputs different than those used here were simulated by the previous research. Their results were also generated from optimized code which disregarded shared library references. For our tests, code was not optimized and all references are captured, so the difference is to be expected.

The final concern regarding the simulator was its repeatability. Given the threaded environment, results could vary within a single execution. Given the non-deterministic environment, results could also vary over multiple executions so an experiment was conducted to determine the extent of

the possible variation. The same three caches mentioned above were simulated for Compress, Ear, and Espresso 5 times each in succession. Each simulation modeled ten identical caches. The first results showed that not only did performance vary, but so did the reference load. Each successive execution of the same program after the initial execution had a reduced number of references from the kernel. Upon reflection, we realized that this was due to the overhead required for the first execution of loading the program into memory. All following executions had reduced operating system overhead since the test program was already in memory, as can be seen in Figure 2.




Figure 2: Operating System Instruction Fetches Over Repeated Program Execution

To eliminate this factor, the tests were repeated without having each program executed sequentially. The variation was reduced, but not eliminated. For complete accuracy, the system was rebooted between all later simulations. The second set of results highlighted another problem. In the output file, the operating system references varied even through the process of recording the results to file. Figure 3 shows the number of kernel instruction references for ten identical caches from the same simulation. The increasing number of references for the later caches suggests the point made in the previous section, that in the operating system environment, ATOM does not correctly distinguish between calls to common code made from the test and analysis sections of the program.

The variation within a single simulation was also due to the threaded nature of the analysis, so the pseudo re-entrance measures discussed above were then incorporated into the program. They eliminated the majority of the operating system references generated by the simulation routines, as well as prevented most of the data thrashing. The simulations were again repeated, although only for the Espresso benchmark and only for 2 split caches, fully associative and direct mapped. These




Figure 3: Operating System Instruction Fetches Within Same Program Execution

results showed no variation at all within a single execution, and only a minor variation of .01 to .1 in the cache miss rates between different executions. Prior to these measures being taken, the worst variation was substantially less than was expected, however using a single user mode for execution limits the number of extraneous processes and greatly reduces the non-determinism of execution. With the additional precautions, we are confident in the accuracy of the simulation results.

4.3 Simulations

4.3.1 Platform Information

The described tests were performed on a DEC Alpha 3000 model 300, a RISC based AXP architecture. The root partition had to be expanded to 85MB to accommodate the larger kernels used, which could contain up to a 48MB test kernel in addition to the normal root residents. The swap space was originally 195MB which proved to be insufficient to instrument large programs. A second local disk was added increasing the swap space to 323MB. The usr partition was 694MB which was generally adequate although more space was useful at some points. The added disk included a 1090MB scratch directory which proved to be invaluable in storing results, traces, kernels, and other files. The critical factor was memory. The system only had 64MB of main memory, so during simulations only about 15MB of memory was available for test programs. For future efforts, the memory must be increased to improve simulation performance and accuracy.

The operating system used was DEC OSF/1 version 3.2A Unix kernel. Newer versions are available however this version was sufficient for these tests. The ATOM tool used was version 2.20. It is also being continuously updated; research was begun with version 2.13, although the system was

upgraded to version 2.20 before simulations were performed. Each new version of ATOM usually addresses shortcomings of past versions, particularly in terms of intrusiveness, and refines the newer capabilities, such as instrumenting the kernel, so the most current version available should be used for future work. The test programs used are from the SPEC 92 benchmark suite. These programs tend to focus on technical, as opposed to commercial, applications. They are more computation intensive than other potential test programs, but are also readily available and a standard test tool.

4.3.2 Test Parameters

Simulations were performed capturing cache miss rates for program execution alone, programs with the operating system, and multiple programs executed concurrently. The four benchmarks used for these simulations were [74]:

Compress The compress benchmark is the same program as the Unix compress utility. It is a CPU intensive integer benchmark which compresses an input file using the Lempel-Ziv data compression algorithm. It has a greater IO content than the other benchmarks, so is more sensitive to the system and execution environment. Due to its nature, the program has a repetitive instruction reference stream with a drastically less localized data reference stream. A 1MB input file in was used with the following command line:

which causes the utility to route the compressed data to stdout instead of back to the original file, where it is discarded. This was done so that the execution of the benchmark did not affect the input program, which was useful during repeated executions. As part of the benchmark suite, the test calls for multiple iterations of compress, but for our tests only a single execution is performed to reduce simulation time. The goal of this research is not to benchmark the system used, so the full tests were not required.

GCC GCC is the GNU C compiler, and is the most complex benchmark used. As a compiler, the parsing, organization, and optimization performed produce a highly irregular reference stream. Some IO is performed, as well as a variety of other system calls, and the execution depends heavily on the system used. The compiler was executed by:

which caused it to optimize the source code and suppress any output. Again, the benchmark suite called for compilation of multiple programs, however only the single input stmt.i was used for simplicity. One note regarding the instrumentation of gcc, it does require certain ATOM flags the other three benchmarks do not. The ATOM command line to be used with gcc is:

%atom gcc.rr -tool user1 -heapbase 50000 -32addr

These are required for ATOM to correctly instrument gcc, as the compiler uses a wider range of the address space and a larger heap segment of memory.

Espresso Espresso is a tool for generating and optimizating Programmable Logic Arrays. Its primary task is minimizing Boolean functions, so also has a repetitive instruction stream with a more localized data stream than compress. It uses very few operating system services, and is a small program (before tracing), so normally requires little paging. The benchmark was used with the tial.in input file with suppressed output as shown below:

#espresso tial.in > /dev/null

As the other programs, the actual benchmark entails multiple input files, but only this one was used for testing.

Alvinn Alvinn stands for Autonomous Land Vehicle in a Neural Network, and represents a neural network control system capable of taking data from a video camera and laser range finder and generating control data for an automated vehicle. The benchmark is a single precision floating point program which trains the network through backpropagation over 200 input epochs. It performs minimal IO, although does use the floating point unit extensively. It is repetitive, although with a much more complex structure than Compress. The command line used was simply:

#backprop > /dev/null

which activates the training model with the input files h_o_w.txt, i_h_w.txt, in_pats.txt, and out_pats.txt residing in the test directory. The results of the training for each epoch are the only output, which is discarded.

Each simulation was performed as described in the previous sections using an input file of 40 caches of various configurations. Table 1 assigns a number to each cache which is used for later identification, and shows the different characteristics of each. Only lower associativities are used to minimize the amount of looping in processing. Other characteristics are arbitrary selections over a general range, with a limit of 512 lines per cache to minimize storage. The results of these simulations are discussed in the next section.

	·	Unified or Instruction			Data			
ID	Type	Cache Size	Block Size	Assoc	Cache Size	Block Size	Assoc	
0	0	8,192	64	2	NA	NA	NA	
1	0	16,384	64	2	NA	NA	NA	
2	0	32,768	64	2	NA	NA	NA	
3	0	65,536	64	2	NA	NA	NA	
4	1	4,096	32	1	4,096	32	1	
5	1	4,096	32	2	4,096	32	2	
6	1	4,096	32	4	4,096	32	4	
7	1	4,096	64	1	4,096	64	1	
8	1	4,096	64	2	4,096	64	2	
9	1	4,096	64	4	4,096	64	4	
10	1	4,096	128	1	4,096	128	1	
11	1	4,096	128	2	4,096	128	2	
12	1	4,096	128	4	4,096	128	4	
13	1	8,192	32	1	8,192	32	1	
14	1	8,192	32	2	8,192	32	2	
15	1	8,192	32	4	8,192	32	4	
16	1	8,192	64	1	8,192	64	1	
17	1	8,192	64	2	8,192	64	2	
18	1	8,192	64	4	8,192	64	4	
19	1	8,192	128	1	8,192	128	1	
20	1	8,192	128	2	8,192	128	2	
21	1	8,192	128	4	8,192	128	4	
22	1	16,384	32	1	16,384	32	1	
23	1	16,384	32	2	16,384	32	2	
24	1	16,384	32	4	16,384	32	4	
25	1	16,384	64	1	16,384	64	1	
26	1	16,384	64	2	16,384	64	2	
27	1	16,384	64	4	16,384	64	4	
28	1	16,384	128	1	16,384	128	1	
29	1	16,384	128	2	16,384	128	2	
30	1	16,384	128	4	16,384	128	4	
31	1	32,768	64	1	32,768	64	1	
32	1	32,768	64	2	32,768	64	2	
33	1	32,768	64	4	32,768	64	4	
34	1	32,768	128	1	32,768	128	1	
35	1	32,768	128	2	32,768	128	2	
36	1	32,768	128	4	32,768	128	4	
37	1	32,768	256	1	32,768	256	1	
38	1	32,768	256	2	32,768	256	2	
39	1	32,768	256	4	32,768	256	4	

Table 1: Simulated Cache Parameters

5 Simulation Results

Simulations of caches with varying types, cache sizes, associativities, and block sizes as described in Table 1, were performed with the 4 benchmarks. The data generated by the simulations has been analyzed by focusing on various aspects of the cache behavior. These are the change in cache workload, the change in cache performance for a specific process, the interference generated between the processes, and the net change in cache performance over all processes. Other areas of possible exploration include studying performance differences between data reads and writes, and a detailed characterization of the operating system performance. In some instances only a portion of the available data is shown in figures. Tables of all results are provided in appendix B.

5.1 Cache Workload

Before looking at the cache performance, it is important to understand how introducing the operating system and additional processes affect the memory reference stream. The first set of simulations establish a baseline by recording the cache's performance for each benchmark alone. The frequency of each type of reference is presented in Table 2.

Benchmark	Instruction Fetches	Data Reads	Data Writes	Total Data	Total References
Compress	87,045,943	22,412,017	8,521,660	30,933,677	117,979,620
GCC	160,240,141	50,197,329	19,074,844	69,272,173	229,512,314
Espresso	977,787,923	225,779,346	59,867,420	285,646,766	1,263,434,689
Alvinn	5,233,222,111	1,415,013,652	487,428,474	1,902,442,126	7,135,664,237

Table 2: Benchmark References

The second set of simulations used the same benchmarks, but included the operating system. The frequency of each type of reference is shown in Table 3 for each process. There is some variation in the number of references for each benchmark due to execution differences, but it is minimal. Hello World was used for some of the basic program testing, and is included as a curiosity. For the other benchmarks, the operating system overhead was generally small, less than 15% of the total number of references. For a small program such as Hello World, however, the operating system overhead becomes the dominant source of memory references, totally overshadowing the program.

The amount of overhead introduced by the operating system is smaller than expected. This is because the tests were performed in single user mode, and a majority of the operating system routines were not being executed. In this context, processes such as network and printer controllers,

and the variety of other background system processes are considered to be part of the 'operating system'. One test using ps in multi-user mode showed over 40 different processes being executed, only one of which was actually a user program. For these system processes to be included, they must also be instrumented. During the simulations performed, the operating system references are generally just the overhead required by the test programs.

Benchmark	Instruction Fetches	Data Reads	Data Writes	Total Data	Total References
Hello World	1,247	207	135	342	1,589
os	337491	84,403	51,332	135,735	473,226
Total	338,738	84,610	51,467	136,077	474,815
Compress	87,045,969	22,412,010	8,521,661	30,933,671	117,979,640
OS	5,567,602	1,518,924	802,242	2,321,166	7,888,768
Total	92,613,571	23,930,934	9,323,903	33,254,837	125,868,408
GCC	160,240,175	50,197,333	19,074,845	69,272,178	229,512,353
os	18,705,569	5,130,601	2,613,506	7,744,107	26,449,676
Total	178,945,744	55,327,934	21,688,351	77,016,285	255,962,029
Espresso	977,787,899	225,779,331	59,867,421	285,646,752	1,263,434,651
OS	29,093,428	9,107,479	3,585,537	12,693,016	41,786,444
Total	1,006,881,327	234,886,810	63,452,958	298,339,768	1,305,221,095
Alvinn	5,233,222,045	1,415,013,630	487,428,474	1,902,442,104	7,135,664,149
os	197,365,478	60,413,211	25,986,851	86,400,062	283,765,540
Total	5,430,587,523	1,475,426,841	513,415,325	1,988,842,166	7,419,429,689

Table 3: Benchmark with Operating System References

The operating system overhead will vary depending on the nature of the program, but for these benchmarks it remains fairly consistent. The percent of the total references which are generated by the kernel is shown in Figure 4, which ranges between 2.89 to 12.05 percent. This can also be viewed as the percent increase in number of references as seen in Figure 5, which has a similar range. For the benchmarks used, the program references still dominate. The benchmarks which require minimal resources and I/O (Espresso and Alvinn) are the least affected by the addition of the operating system. Compress is also fairly simple, but requires a larger amount of I/O, hence its greater overhead. A complex program such as the GCC compiler is affected the most. The amount of overhead found in these results is less than that found in past studies [1, 2]. Agarwal found the operating system could increase the number of instructions by 5-75%, but this is also for an older, CISC, architecture. Both studies did show that complex programs, such as compilers, are the most affected.

Figure 6 shows the relative distribution of each reference type within the workload for both the program and its operating system overhead. Both the program and operating system references have about the same distribution, with roughly 70% instruction fetches. This is consistent with




Figure 4: Percent of Total References From Operating System




Figure 5: Percent Increase in Number of References by Including Operating System




Figure 6: Distribution of Reference Types

[8]. The small proportion of data writes explains the seemingly larger change seen in the previous two figures — there are relatively fewer data writes so a smaller change generates a larger percent difference.

The final set of simulations was performed executing two benchmarks concurrently, capturing references from each and the operating system. Results were logged after each test program completed. The first report contains the information of interest, the cache performance with two competing user programs. The second report includes the period of time after the first process had completed, so only a single user process was executing during part of its tracing period. Since this analysis focuses on the effects of multiple processes, the second report has been discarded. For this reason, the data shown in Table 4 omits a portion of the execution of the longer process in each case. Any future references to these simulations also refer specifically to the cache performance at the end of the first program.

One fact that is not visible from this table is that when both programs have completed, the cumulative operating system overhead (measured in number of references) is greater than the sum of the overhead for each program individually, as shown in Table 5. If the number of operating system references generated when the benchmarks are executed separately are added (the first column), this value is less than the number of operating system references generated when the same two benchmarks are executed concurrently (the second column). This highlights the increased operating system activity required to switch between multiple processes, roughly a 20–40% increase.

Benchmarks	Instruction Fetches	Data Reads	Data Writes	Total Data	Total References
Compress	87,045,885	22,411,994	8,521,651	30,933,645	117,979,530
GCC	68,021,687	21,218,807	8,094,452	29,313,259	97,334,946
os	28,102,411	7,468,658	4,160,003	11,628,661	39,731,072
Total	183,169,983	51,099,459	20,776,106	71,875,565	255,045,548
Compress	87,045,885	22,411,994	8,521,651	30,933,645	117,979,530
Espresso	99,475,944	24,280,822	4,659,787	28,940,609	128,416,553
OS	15,541,809	4,310,868	2,247,254	6,558,122	22,099,931
Total	202,063,638	51,003,684	15,428,692	66,432,376	268,496,014
GCC	160,240,175	50,197,333	19,074,845	69,272,178	229,512,353
Espresso	224,015,827	51,131,704	12,097,918	63,229,622	287,245,449
os	39,004,710	10,758,087	5,592,574	16,350,661	55,355,371
Total	423,260,712	112,087,124	36,765,337	148,852,461	572,113,173

Table 4: Concurrent Benchmarks with Operating System References

Benchmarks	Sum of Individual Overheads	Concurrent Overhead
Compress/GCC	34,338,444	47,433,154
Compress/Espresso	49,675,212	59,365,363
GCC/Espresso	68,236,120	89,030,467

Table 5: System Overhead Comparison

A problem arose when certain programs (or combinations of programs) were traced, generating the trap: invalid memory access error mentioned previously. It is somehow related to the size or length of the test programs. Benchmarks such as Xlisp (9,561,089,165 references) and Ear (17,375,158,291 references) would crash the platform if simulated with the operating system. Similarly, executing any of the three smaller benchmarks concurrently with Alvinn would crash the system, as well as any three programs in combination. While this problem limited the scope of the simulations, correcting it was beyond the purview of this research.

5.2 Impact on Process Performance

The simplest way to visualize the impact of the operating system and additional processes is to measure their effect on the cache performance for a particular program's reference stream. Figures 7 through 14 show the cache miss rates for benchmark references only, for each of the 4 benchmarks. The baseline is the result from the single process cache simulation. The other sets of results are essentially the same reference stream but with transient misses. Any performance changes are due strictly to these transient effects.

The single process results exhibit normal cache behavior. As expected, increasing cache size decreases miss rate. A larger cache can contain more, if not all, of a programs working set,

thus reducing capacity misses. Also, a larger cache will have fewer locations assigned to each line, potentially reducing conflict misses. Increasing associativity also decreases miss rates, although with diminishing returns; the improvement from A=2 to A=4 is less than the improvement from A=1 to A=2. Associativity can reduce conflict misses by allowing a line to maintain more than one block at a time, but the benefits are limited by the number of references to any one line. Since the caches use a constant area, increasing the associativity decreases the number of possible indices, thus increasing the stress on a single index. For this reason, in some instances increasing associativity can increase the miss rate (e.g. Alvinn). Increasing the block size increases the amount of memory fetched on each miss. This is generally beneficial for instruction references which exhibit spatial locality, but the reverse may be true for data references. Depending on the benchmark, data miss rates can either increase (e.g. Compress) or decrease (e.g. Espresso) as block size increases, but this trend is also related to associativity and other factors. Increasing block size also decreases the number of cache indices, so again the load on each line is increased potentially negating any benefits. These results are comparable to those found in [25, 45, 56].

Comparing the single process results with the other simulations, these trends are not generally affected. In most cases, the results follow the same patterns but with a noticeable increase in cache miss rates. The amount of increase may vary by cache or remain relatively constant, depending on the characteristics of the particular benchmark being considered. This increase is the error in assuming that cache behavior can be defined by a single process simulation, and shows the difference between a single program's cache performance when it is considered alone versus when it is considered in a multiprocess simulation. As can be seen, the impact of the operating system is much smaller than that of an additional process. This is logical, considering the operating system normally executes for shorter durations as it services system calls and interrupts. The impact of additional processes is generally most pronounced in those caches that already exhibit poor performance, although this does depend on the benchmark.

It is also interesting to consider the distribution of misses. Figures 7 through 13 show the percent of misses that were from instruction references. It is interesting to note that although instructions make up the majority of references, they are usually in the minority of misses — as expected due to their increased locality. For programs such as Compress or Alvinn with a great deal of spatial locality in their instructions but not data, the loss of locality due to transient interference is visible in the increased proportion of instruction misses found in the simulations which included

the operating system and additional processes. Other programs such as Espresso may be affected either way, although data misses still predominate. A more complex program such as GCC has much less locality in its reference stream, as can be seen by the fact that instructions account for as much as 65% of its misses. Hence when the additional processes are considered, it is possible for data cache hit rates to be affected more and the ratio to go down.

5.3 Process Interference

Another way to visualize the impact of the additional references is to analyze the proportion of intrinsic versus extrinsic interference seen by the various test programs. The percentage of misses attributed to intrinsic interference can be approximated by the percent of misses where the reference overwrote a block containing information from the same program. The alternative is for the reference to miss and overwrite another program's data, highlighting extrinsic interference. A certain number of references will miss and overwrite invalid data at start up, but these are finite (based on cache size), and will not significantly affect the percentage. The self overwrite percentage is shown for each cache for the 4 benchmarks in Figures 19 through 22. When a block is overwritten no test is performed to see if the evicted data is live, nor is there a check of the new data to determine if it has been accessed before, so these figures are not exactly intrinsic interference, but should be comparable.

The most basic simulation with a single benchmark as input will have 100% of its misses due to internal considerations, by definition. When the operating system is added, roughly 10-20% of the misses are external overwrites, due to the impact of the OS references. Adding an additional process to the simulation increases the external impact to 40-70%, depending on the cache and particular program. It is unfortunate that it was not possible to perform simulations with a greater multitasking level so that a trend might be visible.

Smaller caches are affected more by extrinsic interference as expected, as are caches with lower associativities. As each process is executed, its references are loaded into the cache. A smaller cache may be totally overwritten by the new data, while a larger cache may be able to retain a portion of the previous program's working set. Program characteristics such as the amount of system overhead, as well as working set size and fluctuation, affect the amount of interference, but are more difficult to quantify without an extensive trace analysis.




Figure 7: Process Instruction Reference Miss Rates For Compress




Figure 8: Process Data Reference Miss Rates For Compress




Figure 9: Process Instruction Reference Miss Rates For GCC




Figure 10: Process Data Reference Miss Rates For GCC




Figure 11: Process Instruction Reference Miss Rates For Espresso




Figure 12: Process Data Reference Miss Rates For Espresso




Figure 13: Process Instruction Reference Miss Rates For Alvinn




Figure 14: Process Data Reference Miss Rates For Alvinn




Figure 15: Percent Misses From Instructions, Compress




Figure 16: Percent Misses From Instructions, GCC




Figure 17: Percent Misses From Instructions, Espresso




Figure 18: Percent Misses From Instructions, Alvinn




Figure 22: Percent Self Overwritten for Alvinn

5.4 Impact on Cache Performance

So far this analysis has focused on the cache performance within the context of a single program. The impact of the operating system and additional processes is also a factor when the aggregate cache performance is considered, encompassing all references from the trace. These results are shown in Figures 23 through 30, which are organized identically to the ones before. The single process simulations for each benchmark are again used as a baseline, with the total cache performance plotted for each simulation that involved that benchmark. Results from simulations with multiple processes are shown in multiple figures, but because all references are considered, the net cache performance is the same regardless of which process is used as the perspective.

The total miss rate is essentially a weighted average of the miss rates of the component processes, as shown below:

$$M = \frac{\sum m_p}{\sum r_p} \tag{1}$$

where M is the total miss rate, m_p is the number of misses for each process, and r_p is the number of references for each process. Because it is a weighted average, the behavior of the total miss rate may be dominated by the miss rate behavior of one of the component processes. A process may dominate the average because of the number of references it generates, such as the combination of a benchmark and its respective operating system overhead (which has fewer references). A process may also dominate the average because of its performance. For example, Compress suffers from particularly poor data cache performance, so any simulation involving Compress will have the average data cache performance dominated by Compress' characteristics. On the contrary, Compress also has the lowest instruction cache miss rates, so the average instruction cache performance is dominated by whatever process is executed with Compress. The dominant process will define the gross performance characteristics of the overall cache behavior. For instance, the miss rate fluctuations as a certain parameter varies, such as cache size.

The impact of each benchmark can be seen by its contribution to the total miss rate, but the impact of the operating system is not as visible. Figures 31 and 32 show the percent of misses that are due to kernel references for instructions and data respectively. As can be seen, the impact to the data cache is much more consistent than that to the instruction cache. The instruction impact varies significantly depending on the benchmark in question and the demands it places on the operating system. Cache design parameters can also be a factor, as the larger caches have a larger portion of

the misses due to the kernel. This is logical as the programs with their larger footprints can take advantage of the larger caches, while the operating system with its shorter execution intervals may never leave the cache warm up phase.

5.5 Summary

Based on the evidence shown here, a few generalizations can be made about the observed cache performance.

- Both operating system and additional user processes will significantly affect cache performance,
 with the user programs generating the largest impact.
- For a given process, the performance is always degraded due to the external interference, although if the net performance over multiple processes is considered it may be better than the performance for just one of the component processes due to averaging.
- The primary source of this performance degradation is in the loss of temporal locality. The
 interference between the various processes does not affect each process' spatial locality, but
 with frequent interruptions in process execution there is a loss of temporal locality across each
 interruption.
- The worst degradation is in caches which already suffered from poor performance.
- The amount of degradation and any patterns it follows depends greatly on the specific processes
 involved, and the effects observed can vary greatly. This is due to the differences in program
 behavior such as system demands (system calls, interrupts) and footprint (size, length, working
 set).
- The overall cache performance is an average of the performance of the component processes.
 The individual process performance characteristics are interrelated, so are difficult to determine independently.

This is contrary to some of the initial assumptions made in [1, 2, 3], which have since been discarded. These results are more comparable to those found in [11, 12, 13].




Figure 23: Instruction Cache Miss Rates With Compress




Figure 24: Data Cache Miss Rates With Compress




Figure 25: Instruction Cache Miss Rates With GCC




Figure 26: Data Cache Miss Rates With GCC




Figure 27: Instruction Cache Miss Rates With Espresso




Figure 28: Data Cache Miss Rates With Espresso




Figure 29: Instruction Cache Miss Rates With Alvinn




Figure 30: Data Cache Miss Rates With Alvinn





Figure 31: Percent Instruction Misses From Kernel



5.6 Future Work

With the simulations already performed, there is still a considerable amount of data analysis that could be performed, as more specific aspects of cache performance are considered. Also, a number of improvements to the simulation program were outlined in section 4, which should ideally be included before any future work is performed with this tool. The most fundamental change should be towards modeling more of the memory system, to include such aspects as traffic to memory, physical address mapping, write policies, and cache service times. Other additions can be readily made to the cache simulator to study specific aspects of cache design, such as alternative replacement algorithms in associative caches, different address hashing algorithms, or prefetching possibilities.

Other more substantial changes could be made to generate different forms of performance data. One area is analyzing sampled cache performance, looking at cache performance over shorter time periods to study the effects of short term working set changes. Another area is tracing the operating system in particular, capturing data from the various kernel threads separately, as well as determining the source of system calls. Another possibility is to provide a more detailed reference record so that reference gap information is available to study interference patterns in more detail. On the most generic level, such a tool can also be used to generate traces for other work. Finally, this research will provide the background necessary for continued study of the operating system through the development of new ATOM tools.

6 Context Switch Model

6.1 Theory

With ATOM, it is now possible to generate simulations with a broader scope than just a single process. As a commercially available tool with a great deal of flexibility, ATOM is simpler to use than past methods, but it still requires a significant amount of additional time and resources to perform the cache analysis. An improvement would be to approximate the accuracy of a comprehensive simulation without the additional effort. One possible method is to develop a synthetic model which would generate complex traces without the execution of programs. Such a technique would exercise the entire cache like a real environment, but is difficult to verify and is beyond the scope of this work.

A simpler method is to study a single, more focused, aspect of cache performance. Here we only consider the performance of a single process, but in the context of a multi-process environment, similar to that considered by Agarwal in [3]. Instead of an entire synthetic workload, an analytical model can be used in conjunction with a single process trace. In this way, the cache behavior of a single process can be predicted more accurately with only a simple simulation. The model is responsible for injecting the desired multi-process characteristics into the simulation, which can be achieved through a statistical approach.

The simulation of a single process will identify its own characteristics, and the introduction of the statistical model will incorporate the transient effects of a complex environment. This can be achieved by analyzing the effect of the operating system and additional processes on a single process, and mimicking this in the simulation program. As will be seen, this is essentially modeling context switch characteristics in the cache [31, 41, 56]. Though it will not be as accurate as the full simulation, it will be faster and much easier to execute. For an approximate result, it is much more efficient.

From the perspective of a single process, it is the sole user of the cache at any given point in time (assuming a uniprocessor environment). However, the time the process is actually being executed is not continuous for its entire lifetime. The process is instead broken up into shorter continuous segments separated by context switches. Between these segments, operating system routines or other processes are being executed, which can overwrite some or all of the process' cache blocks. Assuming all the various processes are independent, these interruptions are transparent to

any single process and each process is not "aware" of the other processes being executed. Here the term interruption is used to denote the time from when a given program is switched out of execution to the point it is returned to execution. The net effect to the cache is that from a specific program's perspective, it is executed continuously, but at certain times during its execution some or all of its cache blocks are overwritten or invalidated. Figure 33 shows the difference between this perspective and the actual environment, showing a basic time space diagram of process execution. This would be the condition in a multitasked uniprocessor where each thread or program is considered to be a unique process with a unique reference stream.




Figure 33: Time Space Diagram of Process Execution

This would suggest that by modeling context switches, the gap between single and multiple process simulations can be bridged. There are basically two fundamental questions that must be addressed by such a statistical model:

- 1. how often the execution of a program is interrupted by a context switch, and
- 2. what is the impact to the cache state caused by this interruption.

These questions are not easily answered. Timing of context switches can depend on many variables including the physical system state, how the system is loaded, and characteristics of the programs. Similarly, the impact will depend on the state of program execution, the amount of live data present in the cache, and the amount of overlap, if any, between the working sets of the various programs. The model will depend heavily on the particular system involved, and must be developed with both the

hardware, operating system, and test programs in mind. Once these factors are understood, they can be incorporated into the simulation program so that simulations would theoretically provide results comparable to the program being executed in a realistic environment [23].

6.2 Development

The first step in developing the model is to ensure that it is applicable to our test system [17, 39, 65, 69]. Our Alpha based system meets the criteria described above. It is a single processor machine running OSF, which can execute multiple processes on a timesharing basis. Instructions and data can be shared between processes, but their dependence can be minimized by choosing appropriate test programs. The impact of the test platform on the traces is assumed to be consistent across all simulations and is ignored. The references generated are 64 bit virtual addresses in a continuous address space, so no adaptation of the simulation model is necessary.

Understanding the operating system is the most important aspect of developing the model [4, 9, 18, 70, 72, 71]. The operating system both generates its own set of references, as well as controls the scheduling of the other reference streams. The OSF/1 operating system is a threaded collection of processes which includes system calls, interrupt handlers, and other overhead management/control routines. These can be modeled simply as a collection of additional processes of varying length that are executed at random intervals. The processes are switched in and out of execution just like the test programs. The priority of these processes would require that they occur at any time, preempting the execution of the test process. The various threads that make up the kernel are not independent, and may share substantial amounts of data. By considering the threads of the kernel collectively as the operating system overhead, as was done in the earlier simulations, the model can neglect this shared data with minimal loss of accuracy. The remaining issue is the degree of data sharing between the program and the operating system, which is difficult to pinpoint. For the purpose of this model, this dependence is assumed to be minimal and is neglected, which is a reasonable assumption for the choice of benchmarks. Any simulation of threaded programs or other programs which use substantial cross process communication cannot use these simplifying assumptions.

Given that this type of model is applicable to the simulations already performed, our next task is to analyze the system and program characteristics to define the model's structure. A context switch mechanism must be introduced into the simulation, and the effects of each interruption in execution incorporated appropriately.

6.3 Implementation

One of the most basic forms of modeling multiprocessing is to totally flush the cache at regular intervals, modeling the effect of context switches between processes executing in a round robin fashion [3, 21, 56]. This is realistic for a virtually addressed cache without process identifiers, and a reasonable approximation for a small cache when a context switch will probably overwrite all data, but not appropriate for larger caches when data survival is likely. A more accurate and versatile model is necessary, but will be more complex.

For a model to be effective, however, it cannot be so complex that direct simulation becomes a better alternative. If a detailed description of the test program is required just to develop the model, then simulation may be just as effective. It is also important that the model directly relates to the system it represents. In [31], a very comprehensive model is developed. Unfortunately, it requires a thorough analysis of the program trace to define the model parameters, thus limiting its usefulness. Also, it fails to consider some very basic variations in cache architecture. A balance is necessary, the model must be complex enough to be accurate, but based on basic properties of the system and programs that are easily observed. With this in mind, the model can be developed by answering the two questions mentioned above.

6.3.1 Frequency

The answer to the first question is based on the execution interval of a program, or how long it is executed before a context switch occurs. This is heavily dependent on how execution is scheduled, which is controlled by the operating system [19]. A process is executed until it either is switched voluntarily (i.e., while it waits for some system resource, or requests a system call), it is preempted by a higher priority process (i.e., an interrupt service routine), or it is switched involuntarily for another user process (i.e., the end of a fixed time allocation is encountered). The initial priority of a process depends on its type (system versus user) and its requirements (interactive versus compute intensive). The priority can degrade while the process is being executed and is promoted while it is stalled, which prevents a single process from dominating the system resources. In a fixed priority scheme, processes of equal priority are processed according to a policy, either first in first out (the program executes until completion) or round robin (programs are switched after a fixed interval, taking turns) [16, 71]. The time sharing in OSF/1 is on a thread basis, however the

test programs are all single threaded, and the various threads of the operating system are considered as a conglomerate from the cache's perspective.

For the model, we use a basic scheme based on this information. We assume that all operating system level processes have a higher priority than any test program process, so they can interrupt test program execution at any time. These processes will include both interrupt service routines and system calls. All test programs run at the same priority, with a round robin scheduling. For a single program, this defines the characteristics of its execution interval. The interval has some maximum value where a context switch is automatic, but up to that point there is some probability that a switch will occur earlier due to either an interrupt, system call, or stall waiting for resources. Based on results from previous studies [8, 31, 41], this probability follows an exponential distribution. Most processes execute for a short interval; with an exponential reduction so very few processes consume the maximum interval — showing that context switches are a regular occurrence. With round robin scheduling, the number of test programs considered in the model does not affect the execution interval.

To incorporate this fact into the model, a random variable R is defined representing the execution interval length in number of references r with an exponential probability density function. A distribution of this kind has the form [53]:

$$f(r) = \frac{1}{\mu} e^{\frac{-r}{\mu}} \tag{2}$$

where μ is a constant which defines the shape of the curve and its expected value. The probability that any given reference interval R will be r references or less is defined by:

$$P[R \le r] = \int_{-\infty}^{r} f(r)dr = 1 - e^{\frac{-r}{\mu}}$$
 (3)

If we assume that an interval will be as long as possible, then this can be used as the probability that a given execution interval R is r references long, expressed as:

$$p = 1 - e^{\frac{-\tau}{\mu}} \tag{4}$$

This function could be incorporated into the program by determining the probability of a given interval as that reference is reached. A random number in [0..1] is then generated at each reference to determine if a switch is necessary. A better solution is to invert the equation to yield:

$$r = -\mu \ln(1 - p) \tag{5}$$

Thus generating a random number in [0..1] will generate an appropriate execution interval length r (rounded to an integer value), as shown in Figure 34.




Figure 34: Execution Interval Given Some Probability [0..1]

The remaining unknown is μ , which can be determined by defining the desired maximum execution interval. In [8, 41] this was 400,000 traced instructions, or 25,000 untraced, although these values based on a system that is no longer contemporary. If we assume that each program executes for a maximum 10 ms time slice on a system with a 20 ns cycle and average of 2 cycles used per instruction [71], this generates a maximum interval of 250,000 references:

$$\frac{\left(10e - 3 \frac{seconds}{interval}\right)}{\left(2 \frac{cycles}{instruction}\right)\left(20e - 9 \frac{seconds}{cycle}\right)} = 250,000 \frac{instructions}{interval}$$
(6)

At this point, the probability of a context switch defined above should approach 1, or

$$\lim_{T \to T_{max}} e^{\frac{-\tau}{\mu}} = 0 \tag{7}$$

Obviously this cannot be exact, but selecting a μ of $\frac{r_{max}}{5}$ or 50000, is accurate to 0.006738 which is sufficient for this application. Since the exponential function cannot define the maximum value, an explicit limit is set on the function, so that the final definition of each execution interval is given by:

$$r = \min(-50000 \ln(1-p), 250000) \tag{8}$$

which is the function used to generate Figure 34.

Incorporating this into software, at program start and after every context switch, a random value is generated in [0..1]. This is applied to the above function to determine the execution interval. A counter is maintained of the number of instruction references since the last context switch, and when these two values are equal, the switch impact model discussed below is performed. The actual distribution generated by the random function is shown in Figure 35, showing the probability of a

specific interval determined by the number of intervals out of 250,000,000 generated. The probability of any particular interval is low, but the cumulative probability of a context switch as the interval increases to its maximum value approaches 1 as expected. The spike at 250000 references is due to the limit in the function, and is negligible in the cumulative distribution.




Figure 35: Actual Distribution of Random Execution Intervals

6.3.2 Impact

The second question addresses the likelihood that data in the cache is overwritten by the processes executed during the interruption. As stated before, simply invalidating the entire cache is not a realistic model. Instead, the model must take into account the footprints of all processes executed during the interruption to determine what portion of the cache is overwritten. This is addressed by both Agarwal [3] and Thiebaut and Stone [56]. Both models attempt to evaluate all aspects of the cache analytically. By using simulations, much of the model can be discarded. Instead, only the relevant function regarding the probability of cache line replacement is used. Both papers use identical functions to determine the probability that a program's working set will have a certain number of unique references to a given cache line. The derivation of this function is quite lengthy, for more information please consult either paper. It is based on the binomial probability that any given cache reference will be assigned to a certain cache line.

The calculation is a function of the number of cache lines N, the cache associativity A, and the footprint F of the interruption, defined as the number of unique blocks referenced by the program in the interval under consideration. The probability that a given cache line will contain i references from a certain footprint is defined as:

if $0 \le i < A$:

$$p_i = \left(\frac{F!}{i!(F-i)!}\right) \left(\frac{1}{N}\right)^i \left(1 - \frac{1}{N}\right)^{F-i} \tag{9}$$

if
$$i = A$$

$$p_A = \sum_{j=A}^{F} \left(\frac{F!}{j!(F-j)!}\right) \left(\frac{1}{N}\right)^j \left(1 - \frac{1}{N}\right)^{F-j} \tag{10}$$

The second term is not readily computable, so for simplicity it can also be calculated as:

if
$$i = A$$
:

$$p_A = 1 - \sum_{j=0}^{A-1} \left(\frac{F!}{j!(F-j)!}\right) \left(\frac{1}{N}\right)^j \left(1 - \frac{1}{N}\right)^{F-j} \tag{11}$$

The probability that a certain number of blocks will be used on any given line directly determines the probable number of blocks that must be evicted from that line during the interruption.

Unfortunately, this function cannot be inverted to give a direct calculation of the number of blocks overwritten in each line based on a single variable in [0..1]. Instead, a random probability p is generated for each line in each cache and the following algorithm is used to iterate over all values of a in the range [0..A-1] to determine the number of overwrites to be performed on that line:

if
$$p > \sum_{i=0}^{a} p_i$$
, then $a + 1$ overwrites are performed (12)

Based on [56], the overwrites caused by this function follow a roughly normal distribution. Figures 36 and 37 show the probability of n overwrites per line, P(n), for a context switch with interruption footprints of 100 and 1000 respectively. Various associativities and their possible replacements are shown, with the replacement probability plotted against the number of lines in the cache — showing the decreasing likelihood of replacement as cache size increases or footprint size decreases.

Certain assumptions apply to the formulas provided in the papers. These equations assume that a program's footprint is uniformly distributed over the cache. The locality in reference streams would suggest that this is not true, which was supported by the results in both papers. Using other mapping algorithms (hashing), it may be possible to get a more uniform distribution, but this technique was not used. Finally, shared references between programs are neglected. As discussed before, given the test programs used and the way the kernel is considered, this is a reasonable assumptions. To analyze a threaded program, or one with a substantial shared component (such as a database), such an assumption is not valid.




Figure 36: Probability of Cache Blocks Being Overwritten; F=100




Figure 37: Probability of Cache Blocks Being Overwritten; F=1000

Other assumptions made in the papers are no longer relevant. The use of LRU replacement is assumed in the analytical model, but incorporated explicitly in simulation. The LRU blocks are selected for overwrite, but other selection methods are possible. Also, other considerations such as which cache lines present at a context switch will be referenced after the interruption period do not have to be modeled, since they are determined by the simulation.

The remaining problem is determining the footprint of the interruption. The footprint depends on the process being considered, its state of execution, and the line size of the cache, so is very difficult to characterize. In [3, 56] detailed analyses of program traces were used to determine this value. This is not compatible with our goal of minimal analysis in developing the model, so a different, more improvised, approach is used. Based on the footprint values used in other work [3, 56], a reasonable (though less accurate) range can be achieved using:

$$F_i = \frac{r_{int}}{50 * B} \tag{13}$$

$$F_d = \frac{r_{int}}{50} \tag{14}$$

which gives the instruction footprint as 2% of the execution interval of the interruption (r_{int}) divided by the block size (B) in words (or in bytes divided by 4), and the data footprint is simply 2% of the execution interval. This is obviously an overly simplified approach to characterizing the footprint, but adequate for an initial review. For a unified cache, the two footprints are simply summed, which is correct assuming independence of instruction and data references (no self modifying code). For a range of intervals [0..250,000], this produces a footprint range of [0..5625] for the caches simulated.

The execution interval of the interruption is computed as

$$r_{int} = n * -\mu \ln(1-p) \tag{15}$$

where n is the number of additional processes being executed according to the model and p is a random value in [0..1] as used before. This is consistent with the round robin scheduling, as the number of processes being executed determines the length of interruption. One problem is that the models used in both [3, 56] neglect the operating system. For simplicity, the operating system is modeled as just another process: to simulate a process with the operating system, n = 1; with the operating system and one other process, n = 2; and so on. This may be pessimistic, as one might expect that system calls and interrupt service routines to be shorter than user programs, however the distribution of execution intervals is weighted towards shorter intervals, which is consistent with frequent interruptions.

The impact is applied in software every time a context switch is indicated. The length of the interruption is computed, which in turn defines the footprint for the various unified, instruction, and data caches. This is used to calculate the probability that a given number of cache blocks are overwritten for each cache line in each different cache configuration. Then for each cache line a random number in [0..1] is generated and compared to the probability to determine how many blocks on that line (up to the set size) are invalidated.

6.4 Testing

The mechanism described above was incorporated into the same program used for the single processes simulations described in section 5. The additional code is also included in appendix A. Again a tool was defined to instrument the test programs (called mod) so shared library functions could be used in analysis. Simulations with the model were performed using the same 40 caches on all four benchmarks for n = 1, modeling the program with the operating system. Simulations were also performed for n = 2 for Compress, GCC, and Espresso, to compare the model results to simulations of two concurrent processes with the operating system. All simulations were performed on the same Alpha system as before. The results of the model simulations are reviewed in the next section, and compared with their equivalent "real" simulations.

7 Model Evaluation

7.1 Individual Results for n=1

The accuracy of the context switch model can be seen in its ability to predict cache miss rates commensurate with those generated from an equivalent "real" simulation. The first test case was for n=1, modeling the test program with one additional process, the operating system, which was performed for Compress, GCC, Espresso, and Alvinn. The results of these simulations are plotted against the corresponding real simulation of each program with the operating system, shown in Figures 38 to 41.

As can be seen, the model generally provides an adequate mechanism for predicting the interference caused by operating system overhead. There are some variations over the results, although certain instances such as Alvinn data references are quite accurate. Such variations are to be expected given the assumptions that were used to generate the model. The only significant fluctuations occur for Compress, which is logical considering that benchmark interacts substantially more with the operating system than the others.

7.2 Individual Results for n=2

A better test of the model is for n=2, modeling the effects of the operating system and an additional process on the performance of the test program. Simulations were performed for Compress, GCC, and Espresso; Alvinn was neglected since no corresponding real simulation could be performed. These results are shown in Figures 42 to 44.

These results show the weakness of the model. In almost every case, the model predictions are more optimistic than the real data. Also, the model does not account for differences in program behavior, so while there are two sets of real data from two alternative second programs, the model only predicts a single result. Based on this, the model does not accurately predict the amount of interference generated from multitasking. The error in the model should also be more pronounced as the level of multitasking is increased, but no simulations could be performed with 3 test programs or more to verify this.

7.3 Interference Comparison

The primary source of error in the model is apparent in the interference plots. These are equivalent to the interference figures of the previous results, showing what percentage of cache misses




Figure 38: Model Results for Compress; n=1




Figure 39: Model Results for GCC; n=1




Figure 40: Model Results for Espresso; n=1




Figure 41: Model Results for Alvinn; n=1




Figure 42: Model Results for Compress; n=2




Figure 43: Model Results for GCC; n=2




Figure 44: Model Results for Espresso; n=2

overwrote a process' own data (≈ intrinsic interference), as opposed to overwriting another processes data (≈ extrinsic interference). These plots are shown for each of the seven test cases in Figures 45 through 51.

As can be seen, the model underestimates the amount of extrinsic interference present in a multitasked situation. With a second program in the model, the primary source of interference is still intrinsic, as seen by the percentage of self overwrites, which, based on the previous results, is inaccurate. The only instances the model is even remotely correct is for the largest caches for GCC and Espresso.

Given the fact that the operating system is modeled fairly accurately, but the impact for other programs is not, the most likely source of error is in the impact to the cache at each context switch. The switch frequency is assumed to be more accurate. This is also supported by the assumptions used to develop the model. The most likely source of error is the footprint characterization. Using a simple function of the interruption interval is obviously an oversimplification. A more accurate model could be developed by using a more flexible model of footprint size and composition based on program features.

7.4 Summary

Based on the above results, the model described in section 6 does not adequately introduce the impact of context switches into a single process simulation. The interference generated approaches the level caused by the operating system, but is not significant enough to represent additional user programs. Given the assumptions used to develop the model, the most likely source of error is in the realization of context switch impact, in particular the computation of the program footprint. The method used was overly simplified, especially the relationship between block size and program footprint.

The difficulty of developing an accurate context switch model highlights the complexity of the cache environment. Cache performance is an intricate subject, and some aspects are not well understood. Analytical models can facilitate evaluation, but at the expense of accuracy. Any model will have to find a balance between these two goals. The requirement for accuracy reaffirms the need for analysis tools as described earlier, despite their own limitations.




Figure 45: Percent Self Overwritten for Compress; n=1




Figure 46: Percent Self Overwritten for GCC; n=1




Figure 47: Percent Self Overwritten for Espresso; n=1




Figure 48: Percent Self Overwritten for Alvinn; n=1




Figure 49: Percent Self Overwritten for Compress; n=2




Figure 50: Percent Self Overwritten for GCC; n=2




Figure 51: Percent Self Overwritten for Espresso; n=2

7.5 Future Work

While the model was not particularly successful in predicting interference, it does provide a theoretical foundation for further exploration. As discussed above, the primary limitation is the simplistic treatment of process footprints. Were this to be resolved and the footprints consider both the program in question and the cache block size, the model should perform much better.

Other potential improvements are a more detailed characterization of the operating system, to include its various composite threads. Also, the footprint of the operating system processes must be considered differently than user programs, due to their unique nature. The execution interval function can also be improved, by including specific program characteristics such as the frequency of system calls and interrupts generated by that particular program. Finally, additional aspects of the various existing analytical models can be incorporated to further simplify the simulations. A better understanding of the execution environment will allow more realistic assumptions to be used in that case.

8 Conclusions

The primary thrust of this research was the development and refinement of the ATOM based simulation capability for a complex workload. This was accomplished through the development of a very flexible and robust analysis program. This program is based on standard simulation tools, but incorporates novel techniques to allow a more comprehensive analysis. Partially based on the current work of others, many of these techniques still required extensive test and adaptation before their performance was adequate. Other areas, such as re-entrant analysis, were totally original. Several avenues of future work have also been highlighted, based on developing this work into an even more mature tool.

The cache simulations were performed as a demonstration of the overall potential of the simulation capability, as well as reinforcing assumptions about cache performance with operating system overhead and in the multiprocess environment. The context switch model attempted to combine both empirical and theoretical understanding of caches, and the testing portrayed a specific application of the ATOM tools created. These results were generally consistent with past endeavors, although highlighted some possible deficiencies in current methods and assumptions. The execution environment is quite complex, and aspects of its behavior are not particularly well understood. The ATOM tool promises to be a very effective and flexible tool for robust computer architecture analysis, however further work is necessary to fully realize its potential.

In the final analysis, the consideration of cache miss rates must be weighed with the impact of those miss rates on overall memory system performance. The actual goal of a cache is to improve memory access times. A cache with a very low miss rate but with a slow access time is just as much a problem as a cache with a high miss rate but very fast access time. Traffic between the various levels of the memory hierarchy will also play a factor, as the time to service a miss is also important. Other factors such as the area and power required for the cache must also be considered for an accurate appraisal of the cost and benefits of incorporating a certain cache design into a system. This work has been the first step towards such appraisals which include a comprehensive workload.

9 Contributions of this Thesis

- The majority of the work described in this thesis has revolved around developing the ATOM tracing capability for the operating system and multiple user programs. Previous work in this particular area is almost non-existent. ATOM itself is a well defined tool, but this type of implementation has not been studied before. A general method to instrument the kernel is outlined by Eustace and Chen in [20], but not well explored. Their material was used as a foundation, but expanded upon to develop the next generation of tools. The testing and refinement performed over the past year have made advances in several areas:
 - The cache simulation tools developed are much more comprehensive than any existing
 ATOM programs, providing more flexibility and detailed results.
 - The techniques proposed by Eustace and Chen have been extended to include not only the operating system but multiple user programs.
 - The issue of re-entrant analysis functions was explored for the first time. This will play a critical role in the exploration of certain applications such as the operating system.
 - Other limitations associated with using ATOM on the kernel are now more fully understood. Some were addressed in this work, while others will require further study to be completely resolved.
- The cache simulations served as a validation of the tools developed. The results confirmed the
 necessity for this type of work, revealing the significance of multiprogramming in workloads.
 The data gathered has affirmed theories about cache performance, and can be used to design
 more efficient memory caches.
- The context switch model attempts to combine both theoretical and empirical cache studies in an effort to achieve a balance between simplicity and accuracy. It is an extension of the basic cache model which synthetically generates the impact of multiprogramming. While not entirely successful, the testing does highlight gaps in current understanding of cache performance in a complex environment. This will serve as a background for more appropriate models, which should successfully reduce simulation processing.
- The most significant aspects of this thesis are the potential contributions to future work. With
 the capability developed here, a wide variety of additional cache studies are possible. With

some relatively minor modification, the tools developed can be adapted to a wide variety of program analyses. Most importantly, this work will provide the foundation to allow these studies to include the operating system, a subject that has not be well addressed in the past.

10 Acknowledgments

I would like to first thank my advisor, David Kaeli, for his guidance and motivation in completing this project. I would also like to thank Bradley Chen, Alan Eustace, and Greg Lueck for their considerable assistance in working with ATOM, and Liz Stewart for administration of the testbed system. Finally, I would like to thank Kristi Forbes for her invaluable moral support.

This thesis was funded by The Charles Stark Draper Laboratory through a Draper Fellowship under IR&D number 713, Fault Tolerant Computing. Publication of this thesis does not constitute approval by Draper of the findings or conclusions contained herein. It is published for the exchange and stimulation of ideas. The author assigns his copyright of this thesis to The Charles Stark Draper Laboratory, Inc., Cambridge Massachusetts. Permission is hereby granted by The Charles Stark Draper Laboratory, Inc., to Northeastern University to reproduce any or all of this thesis.

11 Bibliography

References

- [1] A. Agarwal, Analysis of Cache Performance for Operating Systems and Multiprogramming, Kluwer, 1989.
- [2] A. Agarwal, J. Hennessey, and M. Horowitz, "Cache performance of Operating System and Multiprogramming Workloads", ACM Transactions on Computer Systems, Vol. 6 No. 4, Nov 88, pp. 393-431.
- [3] A. Agarwal, M. Horowitz, and J. Hennessey, "An Analytical Cache Model", ACM Transactions on Computer Systems, Vol. 7 No. 2, May 89, pp. 184-215.
- [4] E. Appleton, "DEC OSF/1: A Taste for Business", The DEC Professional, Vol. 13 No. 1, Jan 94, pp. 40-44.
- [5] P. Argade, D. Charles, and C. Taylor, "A Technique for Monitoring Run Time Dynamics of an Operating System and a Microprocessor Executing User Applications", ACM SIGPLAN Notices, Vol. 29 No. 11, Nov 94, pp. 122-131.
- [6] D. Bernstein, S. Gal, and M. Rodeh, "Mathematical Analysis of Statistical Sampling for Estimating Computer Cache Performance", Communications In Statistics, Vol. 12 No. 1, 1996, pp. 67-75.
- [7] B. Bershad and B. Chen, "Avoiding Conflict Misses Dynamically in Large Direct Mapped Caches", ACM SIGPLAN Notices, Vol. 29 No. 11, Nov 94, pp. 158-170.
- [8] A. Borg, R. Kessler, and D. Wall, "Generation and Analysis of Very Long Address Traces", Computer Architecture News, Vol. 18 No. 2, Jun 90, pp. 270-279.
- [9] P. Bourne, "UNIX: More on DEC OSF/1 Migration", The DEC Professional, Vol. 13 No. 1, Jan 94, pp. 49-50.
- [10] B. Chen, Assembly code provided in personal correspondence via email, Apr 12, 1996.
- [11] B. Chen, The Impact of Software Structure and Policy on CPU and Memory System Performance, PhD Thesis Carnegie Mellon # CMU-CS-94-145, 1994.
- [12] B. Chen and B. Bershad, "The Impact of Operating System Structure on Memory System Performance", Operating Systems Review, Vol. 27 No. 5, Dec 93, pp.120-133.
- [13] B. Chen, D. Wall, and A. Borg, "Software Methods for System Address Tracing: Implementation and Validation", DEC WRL Research Report 94/6, 1994.
- [14] T. Chen and J. Baer, "A Performance Study of Software and Hardware Data Prefetching Schemes", Computer Architecture News, Vol. 22 No. 2, Jun 94, pp. 223-232.
- [15] F. Dahlgren, M. Dubois, and P. Stenstrom, "Combined Performance Gains of Simple Cache Extensions", Computer Architecture News, Vol. 22 No. 2, Jun 94, pp. 187-197.
- [16] J. Denham, P. Long, and J. Woodward, "DEC OSF/1 Version 3.0 Symmetric Multiprocessing Implementation", *Digital Technical Journal*, Vol. 6 No. 3, Sum 94, pp. 29-43.
- [17] T. Dutton, D. Eiref, H. Kurth, J. Reisert, and R. Stewart, "The Design of the DEC 3000 AXP Systems, Two High Performance Workstations", *Digital Technical Journal*, Vol. 4 No. 4, 92 spec, pp. 67-81.

- [18] J. Dwyer and J. Richman, "OSF/1", UNIX Review, Vol. 10 No. 4, Apr 92, pp. 29-47.
- [19] H. El-Rewini, H. Ali and T. Lewis, "Task Scheduling in Multiprocessing Systems", Computer, Vol. 28 No. 12, Dec 95, pp. 27-37.
- [20] A. Eustace and B. Chen, "ATOM Kernel Instrumentation Guide Version 0.4", unpublished, Sep 1995.
- [21] M. Evers, P. Chang, and Y. Patt, "Using Hybrid Predictors to Improve Branch Prediction Accuracy in the Presence of Context Switches", Computer Architecture News, Vol. 24 No. 2, Jun 96, pp. 3-11.
- [22] J. Feldman and C. Retter, Computer Architecture: A Designers Text Based on a Generic RISC, McGraw Hill, 1994.
- [23] J. Fraser, "Simple Modeling of Multiprocess Effects in Cache Simulations", unpublished, 1995.
- [24] J. Fraser and D. Kaeli, "Operating System Impact on Cache Performance", unpublished, 1996.
- [25] J. Gee, M. Hill, D. Pnevmatikatos, and A. Smith, "Cache Performance of the SPEC92 Benchmark Suite", IEEE Micro, Vol. 13 No. 4, Aug 93, pp. 17-27.
- [26] M. Holliday and C. Ellis, "Accuracy of memory Reference Traces of Parallel Computations in Trace Driven Simulation", *IEEE Transactions on Parallel and Distributed Systems*, Vol. 3 No. 1, Jan 92, pp. 97-109.
- [27] G. Intrater and I. Spillinger, "Performance Evaluation of a Decoded Instruction Cache for Variable Instruction Length Computer", IEEE Transactions on Computers, Vol. 43 No. 10, Oct 94, pp. 1140-1150.
- [28] Q. Jin and Y Sugasawa, "Representation and Analysis of Behavior for Multiprocess Systems by Using Stochastic Petri Nets", Mathematical and Computer Modeling, Vol. 22 No. 10-12, Nov-Dec 95, pp. 109-118.
- [29] N. Jouppi, "Cache Write Policies and Performance", Computer Architecture News, Vol. 21 No. 2, Jun 93, pp. 191-201.
- [30] K. Kavi, A Hurson, P. Patadia, E. Abraham, and P. Shanmugam, "Design of Cache Memories for Multithreaded Dataflow Architecture", Computer Architecture News, Vol. 23 No. 2, May 95, pp. 253-264.
- [31] M. Kobayashi, "A Cache Multitasking Model", Performance Evaluation Review, Vol. 20 No. 2, Nov 92, pp. 27-37.
- [32] J. Kuntz, "Performance Evaluation of Cache Architectures in Tightly Coupled Multiprocessor Systems", Future Generations Computer Systems, Vol. 10 No. 1, Oct 94, pp. 15-27.
- [33] S. Laha, J. Patel, and R. Iyer, "Accurate Low-Cost Methods for Performance Evaluation of Cache memory Systems", *IEEE Transactions on Computers*, Vol. 37 No. 11, Nov 88, pp. 1325-1335.
- [34] A. Lebeck and D. Wood, "Cache Profiling and the SPEC Benchmarks: A Case Study", Computer, Vol. 27 No. 10, Oct 94, pp. 15-26.
- [35] S. Mahmud, "Comments on 'Synthetic Traces for Trace Driven Simulation of Cache Memories"', IEEE Transactions on Computers, Vol. 43 No. 1, Jan 94, pp. 125-126.
- [36] M. Markowitz, "Cache Design", EDN, Vol. 36 No. 9, Apr 91, pp. 136-148.

- [37] A. Maynard, C. Donnelly, and B. Olszewski, "Contrasting Characteristics and Cache Performance of Technical and Multi-User Commercial Workloads", ACM SIGPLAN Notices, Vol. 29 No. 11, Nov 94, pp. 145-156.
- [38] D. McCrackin and S. Srinivasan, "Trace Driven Pipeline and Cache Simulation of Multithreaded Computers", Simulation, Vol. 63 No. 2, Aug 94, pp. 75-82.
- [39] E. McLellan, "The Alpha AXP Architecture and 21064 Processor", *IEEE Micro*, Vol. 13 No. 3, Jun 93, pp. 36-47.
- [40] E. McRae, "Benchmarking Real Time Operating Systems", Dr Dobbs Journal, Vol. 21 No. 5, May 96, pp. 48-58.
- [41] J. Mogul and A. Borg, "The Effect of Context Switches on Cache Performance", ACM SIG-PLAN Notices, Vol. 26 No. 4, Apr 91, pp. 75-84.
- [42] D. Nicol and E. Carr, "Empirical Study of Parallel Trace Driven LRU Cache Simulators", Simulation Digest, Vol. 25 No. 1, Jul 95, pp. 166-169.
- [43] D. Nicol, A. Greenberg, and B. Lubachevsky, "Massively Parallel Algorithms for Trace Driven Cache Simulations", IEEE Transactions on Parallel and Distributed Systems, Vol. 5 No. 8, Aug 94, pp. 849-858.
- [44] S. Oualline, Practical C Programming, O'Reilly and Associates, 1991.
- [45] D. Pnevmatikatos and M. Hill, "Cache Performance of the Integer SPEC Benchmarks on a RISC", Computer Architecture News, Vol. 18 No. 2, Jun 1990, pp. 53-68.
- [46] C. Prete, G. Prina, and L. Ricciardi, "A Trace Driven Simulator for Performance Evaluation of Cache Based Multiprocessor Systems", *IEEE Transactions on Parallel and Distributed Systems*, Vol. 6 No. 9, Sep 95, pp. 915-929.
- [47] S. Przybylski, M. Horowitz, and J. Hennessey, "Performance Tradeoffs in Cache Design", Computer Architecture News, Vol. 16 No. 3, Jun 88, pp. 290-298.
- [48] R. Quong, "Expected I Cache Miss Rates via the Gap Model", Computer Architecture News, Vol. 22 No. 2, Apr 94, pp. 372-383.
- [49] R. Saavedra and A. Smith, "Measuring Cache and TLB Performance and Their Effect on Benchmark Runtimes", IEEE Transactions on Computers, Vol. 22 No. 10, Oct 95, pp. 1223-1235.
- [50] D. Spinellis, "Trace: A Tools for Logging Operating System Call Transactions", Operating System Review, Vol. 28 no 4, Oct 94, pp. 56-62.
- [51] A. Srivastava and A. Eustace, "ATOM: A System for Building Customized Program Analysis Tools", ACM SIGPLAN Notices, Vol. 29 No. 6, Jun 94, pp. 196-205.
- [52] W. Stallings, Computer Organization and Architecture: Principles of Structure and Function, Macmillan, 1990.
- [53] H. Stark and J. Woods, Probability, Random Processes, and Estimation Theory for Engineers, Prentice Hall, 1994
- [54] C. Stunkel and K. Fuchs, "TRAPEDS: Producing Traces for Multicomputers Via Execution Driven Simulation", Performance Evaluation Review, Vol. 17 No. 1, May 89, pp. 70-78.

- [55] O. Temam, C. Fricker, and W. Jalby, "Cache Interference Phenomena", Performance Evaluation Review, Vol. 22 No. 1, May 94, pp. 261-271.
- [56] D. Thiebaut and H. Stone, "Footprints in the Cache", ACM Transactions on Computer Systems, Vol. 5 No. 4, Nov 87, pp. 305-329.
- [57] D. Thiebaut, J. Wolf, and H. Stone, "Synthetic Traces for Trace Driven Simulation of Cache Memories", IEEE Transactions on Computers, Vol. 41 No. 4, Apr 92, pp. 388-410.
- [58] D. Thiebaut, J. Wolf, and H. Stone, "Corrigendum to 'Synthetic Traces for Trace Driven Simulation of Cache Memories", *IEEE Transactions on Computers*, Vol. 42 No. 5, May 93, pp. 635-636.
- [59] J. Torrellas, A. Gupta, and J. Hennessy, "Characterizing the Caching and Synchronization Performance of a Multiprocessor Operating System", ACM SIGPLAN Notices, Vol. 27 No. 9, Sep 92, pp. 162-174.
- [60] R. Uhlig and T. Mudge, "Trace Driven Memory Simulation: A Survey", unpublished, 1996.
- [61] W. Wang and J. Baer, "Efficient Trace Driven Simulation Methods for Cache Performance Analysis", ACM Transactions on Computer Systems, Vol. 9 No. 3, Aug 91, pp. 27-36.
- [62] D. Whalley, "Fast Instruction Cache Performance Evaluation Using Compile Time Analysis", Performance Evaluation Review, Vol. 20 No. 1, Jun 92, pp. 13-22.
- [63] Y. Wong and S Hwang, "Prediction of Memory Consumption in Conservative Parallel Simulation", Simulation Digest, Vol. 25 No. 1, Jul 95, pp. 199-202.
- [64] E. Wu, Y. Hsu, and Y. Liu, "Efficient Stack Simulation for Set Associative Virtual Address Caches With Real Tags", *IEEE Transactions on Computers*, Vol. 44 No. 5, May 95, pp. 719-723.
- [65] Alpha AXP Architecture Handbook, Digital Equipment Corporation, 1994.
- [66] ATOM Reference Manual, Digital Equipment Corporation, 1993.
- [67] ATOM User Manual, Digital Equipment Corporation, 1994.
- [68] ATOM User Manual, Digital Equipment Corporation, 1995.
- [69] DEC 3000 Model 300 Series AXP Hardware Reference Guide, Digital Equipment Corporation, 1994.
- [70] DEC OSF/1 Installation Guide, Digital Equipment Corporation, 1994.
- [71] DEC OSF/1 Guide To Real-time Programming, Digital Equipment Corporation, 1994.
- [72] DEC OSF/1 Technical Overview, Digital Equipment Corporation, 1994.
- [73] Program Analysis Using Atom Tools, Digital Equipment Corporation, 1996.
- [74] On line documentation (SPEC92, ATOM, Dinero).

A Program Source Code

Programs are based primarily on the structure developed in [20] and past work from [23, 24]. Other sources for information include [44, 66, 67, 68, 73, 74]. The input and output file formats are shown first with short examples, followed by the various files and programs used. They are provided as a reference for future efforts as well as to help understanding of the material:

- 1. Input Format and Example
- 2. Output Format and Example
- 3. Cache Model Library
- 4. Kernel Instrumentation File
- 5. Kernel Analysis File
- 6. Program Instrumentation File
- 7. Program Analysis File
- 8. Sample Tool Description File
- 9. Context Switch Model Library
- 10. Model Analysis File

A.1 Input Format

The input file must be called cache. in and has the format:

- (simulation name)
- (number of processes in simulation)
- (name of each process (n-1 names, process 0 is assumed to be the OS)

:

- (number of caches in simulation)
- (cache definitions)

:

Names can contain up to 80 characters. Cache definitions consist of two lines. The first is a 0 or 1 denoting the cache type. The second contains the cache parameters in the forms shown below based on cache type:

```
Unified(0) (U cache size) (U block size) (U associativity)
```

Split(1) (I cache size) (I block size) (I associativity) (D cache size) (D block size) (D associativity)

An short example input file is shown below:

```
multi process test
3
cc1 -0 -quiet stmt.i -o stmt
espresso tial.in > /dev/null
3
0
16384 64 2
1
16384 128 4 16384 128 4
1
32768 256 1 32768 256 1
```

A.2 Output Format

The simulation results were dumped to a file called cache.out. The output format has a banner page followed by a page of results for each cache. Results are recorded at the end of each program in the simulation, however the second set of data was removed from the example for brevity. The format is self evident from the example shown below. In hindsight, the output file should have used a format directly readable by a spreadsheet program. The format below is easy to understand, however it also requires manual entry of data into spreadsheets for analysis.

```
SIMULATION: multi process test
♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦♦
Number Tasks = 3
     #0: kernel
     #1: cc1 -O -quiet stmt.i -o stmt
     #2: espresso tial.in > /dev/null
Number Caches = 3
      (type, icsize, ilsize, iassoc, dcsize, dlsize, dassoc)
            16384
     #0: 0
                    64
                           16384
     #1: 1
            16384
                   128
                                  128
     #2: 1
            32768
                   256
                           32768
                                  256
DATA AT END OF PROCESS 1
simulation: multi process test
          (data at end of process 1)
cache type: 0 (0=unified, 1=split)
icache size: 16384
icache line size: 64
icache associativity: 2
    ******
    Process #0
                                2739339 Perc 7.023098
       Inst
               39004710 Miss
                                3071643 Perc 18.786048
       Data
                16350661 Miss
                10758087 Miss
                                2366717 Perc 21.999422
        read
        writ
                5592574 Miss
                                704926 Perc 12.604679
                55355371 Miss
                                5810982 Perc 10.497594
       TOTAL
        Interferance (number times process 0 overwrote:)
                          2614797
            Process 0 =
            Process 1 =
                          2207422
```

```
Process 2 = 988510
Process 3 = 253
               (process 3 is invalid data)
     ******
     Process #1
         Inst
                 160240175 Miss
                                     5166542 Perc 3.224249
         Data
                   69272178 Miss
                                      4512864 Perc 6.514685
          read 50197333 Miss
                                     3475694 Perc 6.924061
          writ
                  19074845 Miss
                                     1037170 Perc 5.437371
         TOTAL 229512353 Miss 9679406 Perc 4.217379
          Interferance (number times process 1 overwrote:)
               Process 0 = 2175838
               Process 1 =
                               4910549
                               2287801
               Process 2 =
               Process 3 =
               (process 3 is invalid data)
     ******
     Process #2
         Inst
                224015943 Miss
                                     1813316 Perc 0.809458
         Data
                  63229661 Miss
                                     3257726 Perc 5.152212

        read
        51131731 Miss
        2778587 Perc 5.434174

        writ
        12097930 Miss
        479139 Perc 3.960504

        TOTAL
        287245604 Miss
        5071042 Perc 1.765403

          Interferance (number times process 2 overwrote:)
               Process 0 = 1020129
                              2561443
               Process 1 =
               Process 2 = 1489470
               Process 3 =
              (process 3 is invalid data)
     ******
     TOTAL FOR CACHE
                                     9719197 Perc 2.296267
         Inst 423260828 Miss
         Data 148852500 Miss 10842233 Perc 7.283877
         read 112087151 Miss 8620998 Perc 7.691335
         writ
                  36765349 Miss
                                     2221235 Perc 6.041654
         TOTAL
                  572113328 Miss 20561430 Perc 3.593944
simulation: multi process test
          (data at end of process 1)
_____
CACHE # 1
cache type: 1 (0=unified, 1=split)
icache size: 16384
icache line size: 128
icache associativity: 4
dcache size: 16384
dcache line size: 128
dcache associativity: 4
     ******
     Process #0
                 39028217 Miss 1297351 Perc 3.324136
16360315 Miss 2091714 Perc 12.785292
         Inst
        Data
```

```
10764480 Miss 1706268 Perc 15.850910
        read
                5595835 Miss 385446 Perc 6.888087
55388532 Miss 3389065 Perc 6.118712
        writ
       TOTAL
        Interferance (number times process 0 overwrote:)
            Process 0 = 1358317
                          1358773
            Process 1 =
            Process 2 =
                           671722
            Process 3 = 253
            (process 3 is invalid data)
    ******
    Process #1
                                2378836 Perc 1.484544
       Inst 160240175 Miss
                               2370733 Perc 3.422345
       Data
              69272178 Miss
        read 50197333 Miss 1965331 Perc 3.915210
writ 19074845 Miss 405402 Perc 2.125323
       TOTAL 229512353 Miss 4749569 Perc 2.069418
        Interferance (number times process 1 overwrote:)
            Process 0 = 1356440
            Process 1 =
                           2358083
                           1945071
            Process 2 =
            Process 3 =
            (process 3 is invalid data)
    ******
    Process #2
       Inst 224033574 Miss 652803 Perc 0.291386
                                1542671 Perc 2.439576
              63235212 Miss
       Data
        read 51136035 Miss
                               1321124 Perc 2.583548
        writ
               12099177 Miss
                                 221547 Perc 1.831091
                              2195474 Perc 0.764258
       TOTAL
               287268786 Miss
        Interferance (number times process 2 overwrote:)
            Process 0 = 674120
                           993262
             Process 1 =
            Process 2 = 488640
                            0
            Process 3 =
            (process 3 is invalid data)
    ******
    TOTAL FOR CACHE
                               4328990 Perc 1.022672
       Inst 423301966 Miss
       Data 148867705 Miss
                               6005118 Perc 4.033862
        read 112097848 Miss
                               4992723 Perc 4.453897
        writ 36769857 Miss 1012395 Perc 2.753329
               572169671 Miss 10334108 Perc 1.806126
       TOTAL
simulation: multi process test
        (data at end of process 1)
_____
CACHE # 2
cache type: 1 (0=unified, 1=split)
icache size: 32768
icache line size: 256
icache associativity: 1
dcache size: 32768
```

```
dcache line size: 256
 dcache associativity: 1
     ******
     Process #0
         Inst
                  39100207 Miss
                                   877237 Perc 2.243561
         Data
                 16384285 Miss
                                  2191363 Perc 13.374786
         read
                 10780440 Miss
                                  1793502 Perc 16.636631
                                   397861 Perc 7.099786
         writ
                  5603845 Miss
         TOTAL
                  55484492 Miss
                                   3068600 Perc 5.530554
          Interferance (number times process 0 overwrote:)
              Process 0 =
                            1704283
              Process 1 =
                              946851
              Process 2 =
                              417213
              Process 3 =
                                 253
             (process 3 is invalid data)
     ******
     Process #1
                 160240175 Miss
        Inst
                                  1414353 Perc 0.882646
        Data
                 69272178 Miss
                                  2717362 Perc 3.922732
         read
                 50197333 Miss
                                 2261685 Perc 4.505588
         writ
                 19074845 Miss
                                   455677 Perc 2.388890
        TOTAL
                 229512353 Miss
                                  4131715 Perc 1.800215
         Interferance (number times process 1 overwrote:)
              Process 0 =
                             942089
              Process 1 =
                             2260273
              Process 2 =
                              929350
              Process 3 =
             (process 3 is invalid data)
     ******
    Process #2
        Inst
                224033574 Miss
                                   435774 Perc 0.194513
        Data
                 63235212 Miss
                                   2459827 Perc 3.889964
                 51136035 Miss
         read
                                  2205351 Perc 4.312714
         writ
                 12099177 Miss
                                   254476 Perc 2.103250
        TOTAL
                287268786 Miss
                                   2895601 Perc 1.007976
         Interferance (number times process 2 overwrote:)
             Process 0 = 422012
             Process 1 =
                             924590
             Process 2 =
                            1548999
             Process 3 =
             (process 3 is invalid data)
    ******
    TOTAL FOR CACHE
        Inst
                423373956 Miss
                                  2727364 Perc 0.644197
        Data
                148891675 Miss
                                  7368552 Perc 4.948935
         read
              112113808 Miss
                                  6260538 Perc 5.584092
                36777867 Miss
                                  1108014 Perc 3.012720
         writ.
        TOTAL
                572265631 Miss
                                  10095916 Perc 1.764201
DATA AT END OF PROCESS 2
(format repeats for data at end of second process)
```

A.3 Cache Model Library

The following file, cache.h, was used as a definition/procedure library for the basic cache simulator:

```
/* CACHE.H */
/* CACHE SIMULATION LIBRARY */
/* JOHN FRASER */
/* SIMULATION CHARACTERISTICS */
/* MAXIMUM NUMBER OF CACHES IN SIMULATION */
#define MAXCACHES 40
/* MAXIMUM NUMBER OF PROCESSES IN SIMULATION */
#define MAXTASKS 4
/* MAXIMUM NUMBER OF LINES (CSIZE/(BSIZE*ASSOC)) IN CACHES */
#define MAXLINE 512
/* MAXIMUM ASSOCIATIVITY OF CACHES */
#define MAXASSOC 4
/* CACHE PARAMETERS */
typedef struct
  {
  /* CACHE TYPE (O=UNIFIED, 1=SPLIT) */
  int type;
  /* CACHE SIZE FOR EACH SECTION (O=UNIFIED/INST, 1=DATA) */
  int csize[2];
  /* BLOCK SIZE FOR EACH SECTION */
  int bsize[2];
  /* ASSOCIATIVITY FOR EACH SECTION */
  int assoc[2];
  /* BIT SHIFT USED TO ISOLATE TAG FROM ADDRESS */
  int tshift[2];
  /* BIT SHIFT USED TO ISOLATE LINE FROM ADDRESS */
  int lshift[2];
  /* BIT MASK USED TO ISOLATE LINE FROM ADDRESS */
  int lmask[2];
 } param;
/* CACHE BLOCK STORAGE */
typedef struct
 {
  /* BLOCK TAG */
 long tag;
  /* BLOCK 'USE BITS' FOR ASSOCIATIVE CACHES */
 unsigned long use;
  /* BLOCK OWNER PROCESS */
  int task;
 } block;
/* CACHE PERFORMANCE STATISTICS */
typedef struct
  {
```

```
/* NUMBER OF INSTRUCTION FETCHES */
  unsigned long instcnt;
  /* NUMBER OF DATA LOADS */
  unsigned long readont;
  /* NUMBER OF DATA STORES */
  unsigned long writcht;
  /* NUMBER OF OVERWRITES OVER EACH PROCESS */
  /* NUMTASKS+1 = INVALID DATA */
  unsigned long interfere[MAXTASKS+1];
  /* NUMBER OF INSTRUCTION FETCH MISSES */
  unsigned long instmisscnt;
  /* NUMBER OF DATA LOAD MISSES */
  unsigned long readmisscnt;
  /* NUMBER OF DATA STORE MISSES */
  unsigned long writmisscnt;
  } stats:
/* STRING DEFINITION */
typedef char string[80];
/* SHARED ATOM DATA */
typedef struct
  {
  /* NUMBER OF CACHES IN USE */
  int numcaches;
  /* NUMBER OF CACHES IN SIMULAITON */
  int actcaches;
  /* NUMBER OF PROCESSES IN SIMULATION */
  int numtasks;
  /* NUMBER OF PROCESSES CURRENTLY EXECUTING */
  int count;
  /* PID OF CURRENT PROCESS */
  int curtask;
  /* PROCESS NAMES */
  string name[MAXTASKS];
  /* CACHE PARAMTERS */
 param para[MAXCACHES];
  /* CACHE STATE (BLOCK INFORMATION) */
 block data[MAXCACHES][2][MAXLINE][MAXASSOC];
  /* PERFORMANCE STATISTICS */
  stats stat[MAXCACHES][MAXTASKS];
  } datablock;
/* INTEGER LOG2 FUNCTION */
int mylog2(int num)
 {
 if (num < 2)
   return(0);
   return(1 + mylog2(num/2));
```

A.4 Kernel Instrumentation File

The kernel instrumentation file kern.inst.c is responsible for adding the calls to the analysis routines at the appropriate points. A call to the initialization function is made when the program is initially loaded, and thereafter at each data reference and sets of instructions, calls are made to the various analysis routines. A call is inserted at the start of each hardclock interrupt service routine for scaling purposes. Note the test to check for the kernel procedures which cannot be instrumented.

```
/* KERN.INST.C */
/* KERNEL INSTRUMENTATION FILE */
/* JOHN FRASER */
#include <string.h>
#include <cmplrs/atom.inst.h>
/* DEFINE PROCESS ID */
#define PROCNUM O
/* TEST FOR ROUTINES WHICH CANNOT BE TRACED */
int CanInstrument(Proc *p)
  const char* name = ProcFileName(p);
  return(strcmp("../../../src/kernel/arch/alpha/locore.s",name)!=0 &&
         strcmp("../../../src/kernel/arch/alpha/lockprim.s",name)!=0 &&
         strcmp("../../../src/kernel/arch/alpha/spl.s",name)!=0);
  }
                                              */
/* INSTRUMENT:
        ALL DATA REFERENCES AND
                                              */
/*
                                              */
        SETS OF 8 INSTRUCTIONS OR LESS
/*
        (WITHIN SAME BASIC BLOCK)
                                              */
/* ANALYSIS ROUTINES:
                                              */
        INSTRUCTION FETCH(ADDRESS, PID, NUMBER) */
/*
                                              */
        DATA LOAD(ADDRESS, PID)
/*
        DATA STORE (ADDRESS, PID)
                                              */
unsigned InstrumentAll(int argc, char** argv)
  Obj* o;
  Proc* p;
  Block* b;
  Inst* i:
  /* ADD PROCEDURE PROTOTYPES */
  AddCallProto("initcache()");
  AddCallProto("instref(REGV, int, int)");
  AddCallProto("readref(VALUE, int)");
  AddCallProto("writref(VALUE, int)");
  AddCallProto("skipcall(REGV, REGV)");
  /* ADD INITIALIZATION CALL */
  AddCallProgram(ProgramBefore, "initcache");
  /* ITERATE THROUGH ORIGINAL CODE ADDING REFERENCE CALLS */
  o = GetFirstObj();
  if (BuildObj(o)) return 1;
```

```
p = GetNamedProc("hardclock");
/* ADD CALL FOR HARDCLOCK SCALING */
AddCallProc(p, ProcBefore, "skipcall", REG_SP, REG_RA);
for (p=GetFirstObjProc(o); p!=NULL; p=GetNextProc(p))
  {
  if (CanInstrument(p))
    -
    for (b=GetFirstBlock(p); b!=NULL; b=GetNextBlock(b))
      long pcEnd = InstPC(GetLastInst(b));
      int count = 0;
      for (i=GetFirstInst(b); i!=NULL; i=GetNextInst(i))
        /* INSTRUCTION FETCH */
        if ((count & 7) == 0)
          {
          int instRem = ((pcEnd-InstPC(i))/4)+1;
          int instrLine = (instRem > 8) ? 8 : instRem;
          AddCallInst(i,InstBefore, "instref", REG_PC, PROCNUM, instrLine);
          }
        count++;
        /* DATA LOAD */
        if (IsInstType(i, InstTypeLoad))
          AddCallInst(i, InstBefore, "readref", EffAddrValue, PROCNUM);
        /* DATA STORE */
        if (IsInstType(i, InstTypeStore))
          AddCallInst(i, InstBefore, "writref", EffAddrValue, PROCNUM);
     }
   }
 }
WriteObj(o);
return(0);
```

A.5 Kernel Analysis File

The kernel analysis file kern.anal.c defines the analysis routines called in the instrumentation file, and any other utility functions/procedures. There are 4 analysis routines to consider:

Initialization The initialization routine is responsible for establishing the basic simulation parameters when the kernel is loaded. The simulator is essentially put into a paused simulation state (0 caches) so that it is not actively capturing and processing references until a test program is started.

Hardclock Scaling This procedure will discard a certain number of hardclock interrupts controlled by a scaling factor.

Instruction Fetch Routine The instruction fetch routine is responsible for servicing instruction fetches in the reference stream. It processes each set of references in the cache based on the sets starting address, the number of instructions in the set, and the PID of the sending process. Using a PID allows the same code to be used for each process's analysis routines as well as maintaining cache coherency.

Data Load Routine The data load routine is responsible for servicing the data loads in the reference stream. It is almost identical to the previous routine except for the necessity of determining which cache to access depending on a split or unified model, and the fact that it services only a single reference at a time.

Data Store Routine The analysis routine for data stores, it is almost identical to the data load routine except for incrementing different counters.

The similarities between each routine would suggest that the common aspects be defined in a separate function which is called by each analysis routine, but this increases the processing latency by an unacceptable degree. The data used by these routines is defined in the library file and is implemented as global variables.

```
/* KERN.ANAL.C */
/* KERNEL ANALYSIS FILE */
/* JOHN FRASER */
/* HARDCLOCK SCALING VALUE */
#define SCALE 3
#include "cache.h"
#include <stdio.h>
#include <c_asm.h>
/* SHARED CACHE DATA */
datablock satom;
/* HARDCLOCK SCALING DATA */
int clockscale = 1;
int clockcount = 0;
/* INITIALIZE BASIC PARAMETERS */
/* SIMULATION (CAPTURE) DISABLED */
void initcache()
  {
  satom.numcaches = 0;
```

111

```
satom.actcaches = 0;
  satom.numtasks = 0;
  satom.curtask = 0;
  satom.count = 0;
  clockscale = SCALE;
  clockcount = 0;
  return;
/* HARDCLOCK SCALING */
void skipcall(unsigned long sp, unsigned long ra)
  clockcount++;
  if (clockcount >= clockscale)
    clockcount = 0;
    return;
    }
  asm("mov %a0, %sp",sp);
  asm("mov %a1, %ra",ra);
  asm("ret %zero, (%ra)");
  return;
  }
/* SCALING EMERGENCY */
void KernelPanic()
  {
  clockscale = 1;
 return;
 }
/* INSTRUCTION REFERENCE ROUTINE */
void instref(long addr, int proc, int count)
  {
  int x, leastx;
 unsigned long leastused;
 long aline, atag;
 int cnum, hit;
 /* PAUSE CAPTURE (RE-ENTRANCE) */
 int tempnumcaches = satom.numcaches;
 satom.numcaches = 0;
 /* PROCESS REFERENCES IN EACH CACHE */
 for (cnum=0; cnum<tempnumcaches; cnum++)</pre>
   int assoc = (satom.para[cnum]).assoc[0];
   /* UPDATE STATISTICS */
    ((satom.stat[cnum][proc]).instcnt) += count;
    /* PARSE ADDRESS */
   aline = (addr & (satom.para[cnum]).lmask[0]) >>
                    (satom.para[cnum]).lshift[0];
   atag = addr >> (satom.para[cnum]).tshift[0];
```

```
/* UPDATE 'USE BITS' AND CHECK FOR HIT */
   hit = 0;
   for (x=0; x<assoc; x++)
     ((satom.data[cnum][0][aline][x]).use)++;
     if (((satom.data[cnum][0][aline][x]).tag == atag) &&
          ((satom.data[cnum][0][aline][x]).task == proc))
       (satom.data[cnum][0][aline][x]).use = 0;
       hit = 1;
       }
   /* IF NO HIT, FIND LRU BLOCK TO EVICT */
   if (hit == 0)
     /* FIND LRU */
     leastused = 0;
     for (x=0; x<assoc; x++)
       if (((satom.data[cnum][0][aline][x]).use >= leastused) ||
            ((satom.data[cnum][0][aline][x]).task ==
                                               satom.numtasks))
         leastused = (satom.data[cnum][0][aline][x]).use;
         leastx = x;
        if ((satom.data[cnum][0][aline][x]).task ==
                                              satom.numtasks)
         x = assoc;
      /* UPDATE STATISTICS */
      ((satom.stat[cnum][proc]).instmisscnt)++;
      ((satom.stat[cnum][proc]).interfere[
      (satom.data[cnum][0][aline][leastx]).task])++;
      /* UPDATE CACHE DATA */
      (satom.data[cnum][0][aline][leastx]).tag = atag;
      (satom.data[cnum][0][aline][leastx]).use = 0;
      (satom.data[cnum][0][aline][leastx]).task = proc;
     }
  /* RESUME CAPTURE */
  satom.numcaches = tempnumcaches;
 return;
  }
/* DATA LOAD ROUTINE */
void readref(long addr, int proc)
  {
  int index;
  int x, leastx;
 unsigned long leastused;
```

```
long aline, atag;
int cnum, hit;
/* PAUSE CAPTURE (RE-ENTRANCE) */
int tempnumcaches = satom.numcaches;
satom.numcaches = 0;
/* PROCESS REFERENCE IN EACH CACHE */
for (cnum=0; cnum<tempnumcaches; cnum++)</pre>
 int type = (satom.para[cnum]).type;
 int assoc = (satom.para[cnum]).assoc[type];
 /* UPDATE STATISTICS */
 ((satom.stat[cnum][proc]).readcnt)++;
 /* PARSE ADDRESS */
 aline = (addr & (satom.para[cnum]).lmask[type]) >>
                  (satom.para[cnum]).lshift[type];
 atag = addr >> (satom.para[cnum]).tshift[type];
 /* UPDATE 'USE BITS' AND CHECK FOR HIT */
 hit = 0;
 for (x=0; x<assoc; x++)
   ((satom.data[cnum][type][aline][x]).use)++;
   if (((satom.data[cnum][type][aline][x]).tag == atag) &&
        ((satom.data[cnum][type][aline][x]).task == proc))
     (satom.data[cnum][type][aline][x]).use = 0;
     hit = 1;
     }
 /* IF NO HIT, FIND LRU BLOCK TO EVICT */
 if (hit == 0)
   {
   /* FIND LRU */
   leastused = 0;
   for (x=0; x<assoc; x++)
     {
     if (((satom.data[cnum][type][aline][x]).use >= leastused) ||
         ((satom.data[cnum][type][aline][x]).task ==
                                                satom.numtasks))
       leastused = (satom.data[cnum][type][aline][x]).use;
       leastx = x;
     if ((satom.data[cnum][type][aline][x]).task ==
                                               satom.numtasks)
       x = assoc;
     }
   /* UPDATE STATISTICS */
   ((satom.stat[cnum][proc]).readmisscnt)++;
   ((satom.stat[cnum][proc]).interfere[
    (satom.data[cnum][type][aline][leastx]).task])++;
   /* UPDATE CACHE DATA */
```

```
(satom.data[cnum][type][aline][leastx]).tag = atag;
      (satom.data[cnum][type][aline][leastx]).use = 0;
      (satom.data[cnum][type][aline][leastx]).task = proc;
    }
  /* RESUME CAPTURE */
  satom.numcaches = tempnumcaches;
 return;
/* DATA STORE ROUTINE */
void writref(long addr, int proc)
 int index;
  int x, leastx;
  unsigned long leastused;
  long aline, atag;
  int cnum, hit;
  /* PAUSE CAPTURE (RE-ENTRANCE) */
  int tempnumcaches = satom.numcaches;
  satom.numcaches = 0;
  /* PROCESS REFERENCE IN EACH CACHE */
  for (cnum=0; cnum<tempnumcaches; cnum++)</pre>
    int type = (satom.para[cnum]).type;
    int assoc = (satom.para[cnum]).assoc[type];
    /* UPDATE STATISTICS */
    ((satom.stat[cnum][proc]).writcnt)++;
    /* PARSE ADDRESS */
    aline = (addr & (satom.para[cnum]).lmask[type]) >>
                    (satom.para[cnum]).lshift[type];
    atag = addr >> (satom.para[cnum]).tshift[type];
    /* UPDATE 'USE BITS' AND CHECK FOR HIT */
    hit = 0;
    for (x=0; x<assoc; x++)
      ((satom.data[cnum][type][aline][x]).use)++;
      if (((satom.data[cnum][type][aline][x]).tag == atag) &&
          ((satom.data[cnum][type][aline][x]).task == proc))
        (satom.data[cnum][type][aline][x]).use = 0;
        hit = 1;
        }
    /* IF NO HIT, FIND LRU BLOCK TO EVICT */
    if (hit == 0)
      /* FIND LRU */
      leastused = 0;
      for (x=0; x<assoc; x++)
        {
```

```
if (((satom.data[cnum][type][aline][x]).use >= leastused) ||
          ((satom.data[cnum][type][aline][x]).task == satom.numtasks))
        {
        leastused = (satom.data[cnum][type][aline][x]).use;
        leastx = x;
        }
      if ((satom.data[cnum][type][aline][x]).task == satom.numtasks)
    /* UPDATE STATISTICS */
    ((satom.stat[cnum][proc]).writmisscnt)++;
    ((satom.stat[cnum][proc]).interfere[
     (satom.data[cnum][type][aline][leastx]).task])++;
    /* UPDATE CACHE DATA */
    (satom.data[cnum][type][aline][leastx]).tag = atag;
    (satom.data[cnum][type][aline][leastx]).use = 0;
    (satom.data[cnum][type][aline][leastx]).task = proc;
    }
/* RESUME CAPTURE */
satom.numcaches = tempnumcaches;
return;
```

A.6 Program Instrumentation File

The program instrumentation file prog.inst.c is not substantially different from the kernel version. The primary change is the removal of the test for specific procedures which cannot be instrumented. The other alteration is the inclusion of a procedure at program end to write the simulations results to file. If multiple test programs are used, each uses a different instrumentation file with a unique process identifier assigned in the #define statement.

```
/* PROG.INST.C */
/* PROGRAM INSTRUMENTATION FILE */
/* JOHN FRASER */
#include <string.h>
#include <cmplrs/atom.inst.h>
/* DEFINE PROCESS ID */
#define PROCNUM 1
/* INSTRUMENT:
                                              */
/*
        ALL DATA REFERENCES AND
                                              */
/*
        SETS OF 8 INSTRUCTIONS OR LESS
                                              */
/*
        (WITHIN SAME BASIC BLOCK)
                                              */
/* ANALYSIS ROUTINES
                                              */
        INSTRUCTION FETCH(ADDRESS, PID, NUMBER) */
/*
/*
        DATA LOAD(ADDRESS, PID)
                                              */
/*
        DATA STORE(ADDRESS, PID)
                                              */
unsigned InstrumentAll(int argc, char** argv)
  Obi* o;
  Proc* p;
  Block* b;
  Inst* i;
  /* ADD PROCEDURE PROTOTYPES */
  AddCallProto("initcache(int)");
  AddCallProto("instref(REGV, int, int)");
  AddCallProto("readref(VALUE, int)");
  AddCallProto("writref(VALUE, int)");
  AddCallProto("printres(int)");
  /* ADD INITIALIZATION CALL */
  AddCallProgram(ProgramBefore, "initcache", PROCNUM);
  /* ADD RESULTS OUTPUT CALL */
  AddCallProgram(ProgramAfter, "printres", PROCNUM);
  /* ITERATE THROUGH ORIGINAL CODE ADDING REFERENCE CALLS */
  o = GetFirstObj();
  if (BuildObj(o)) return 1;
  for (p=GetFirstObjProc(o); p!=NULL; p=GetNextProc(p))
    for (b=GetFirstBlock(p); b!=NULL; b=GetNextBlock(b))
      long pcEnd = InstPC(GetLastInst(b));
      int count = 0;
      for (i=GetFirstInst(b); i!=NULL; i=GetNextInst(i))
```

```
{
      if ((count & 7) == 0)
        int instRem = ((pcEnd-InstPC(i))/4)+1;
        int instrLine = (instRem > 8) ? 8 : instRem;
        AddCallInst(i,InstBefore, "instref", REG_PC, PROCNUM, instrLine);
      count++;
      if (IsInstType(i, InstTypeLoad))
        AddCallInst(i, InstBefore, "readref", EffAddrValue, PROCNUM);
      if (IsInstType(i, InstTypeStore))
       AddCallInst(i, InstBefore, "writref", EffAddrValue, PROCNUM);
     }
   }
 }
WriteObj(o);
return(0);
}
```

A.7 Program Analysis File

The program analysis file prog.anal.c is almost identical to the kernel version, except for the initialization and conclusion routines. The reference processing routines perform the same function, the other two are described below:

Initialization The initialization routine is much more complex than its kernel equivalent. First it must map the shared data into the program's address space via the /dev/mmap utility. If the test program is the first to be executed for that simulation, it also reads the simulation data from the input file, initializes the cache data, and enables the simulation.

Conclusion The final routine is not present in the kernel because it is executed at program completion. It is responsible for writing the simulation results to the output file.

```
/* PROG.ANAL.C */
/* PROGRAM ANALYSIS FILE */
/* JOHN FRASER */
#include <stdio.h>
#include <sys/types.h>
#include <sys/mman.h>
#include <sys/stat.h>
#include <sys/errno.h>
#include <fcntl.h>
#include <mach/machine/vm_param.h>
#include "cache.h"
/* /DEV/MMAP DEFINITIONS */
#define k2phys(addr) (((long)(addr)) & Oxffffffff)
#define SM_MODE (MAP_FILE|MAP_VARIABLE|MAP_SHARED)
#define SM_PROT (PROT_READ|PROT_WRITE)
/* SHARED CACHE DATA POINTER */
datablock* psatom;
/* ADDRESS MAPPING FUNCTIONS */
void FatalError(char* string)
  fprintf(stderr,"ucache: %s\n",string);
  exit(1);
long GetAddress(char* vmunixDebug, char* symbol)
  long addr;
  char command[200];
  int fields;
  FILE* file;
  sprintf(command,"nm -B %s | grep ' %s$",vmunixDebug,symbol);
  file = popen(command, "r");
  if (file==NULL)
    fprintf(stderr,"Open failed: %s\n", command);
```

```
exit(1):
  fields = fscanf(file,"0x%lx",&addr);
  if (fields!=1) FatalError("Get address failed");
 pclose(file);
 return addr;
 }
/* INITIALIZATION ROUTINE */
void initcache(int proc)
 /* GET POINTER TO SHARED DATA IN KERNEL */
 caddr_t sm_addr;
 size_t length;
 off_t sm_physbase, sm_pgoff;
 unsigned long kbase = GetAddress("vmunix.debug", "satom");
 int fd = open("/dev/mem", O_RDWR, 0);
 if (fd<0) FatalError("Unable to open /dev/mem\n");
 sm_physbase = k2phys(alpha_trunc_page(kbase));
 sm_pgoff = kbase & (ALPHA_PGBYTES-1);
 length = alpha_round_page(sm_pgoff + sizeof(datablock));
 sm_addr = mmap(NULL, length, SM_PROT, SM_MODE, fd, sm_physbase);
 if (sm_addr == (caddr_t)-1) FatalError("mmap failed\n");
 psatom = (datablock*) ((long)sm_addr | (long)sm_pgoff);
 /* INCREMENT PROCESS COUNTER */
 psatom->count++;
 /* IF FIRST PROCESS, INITIALIZE CACHE DATA */
 if (proc == 1)
   {
   int tempnumcaches, tempnumtasks;
   int x,a,b,c,d;
   FILE *input, *output;
   /* LOAD BASIC CHARACTERISTICS FROM FILE */
   input = fopen("cache.in","r");
   fgets(psatom->name[0], 79, input);
   fscanf(input,"%d\n",&tempnumtasks);
   for (x=1; x<tempnumtasks; x++)</pre>
     fgets(psatom->name[x], 79, input);
   fscanf(input,"%d\n",&tempnumcaches);
   for (x=0; x<tempnumcaches; x++)</pre>
     {
     fscanf(input, "%d\n", &(psatom->para[x]).type);
     if ((psatom->para[x]).type == 0)
       fscanf(input, "%d %d %d\n", &(psatom->para[x]).csize[0],
                                   '&(psatom->para[x]).lsize[0],
                                    &(psatom->para[x]).assoc[0]);
     else
       fscanf(input,"%d %d %d %d %d %d\n", &(psatom->para[x]).csize[0],
                                            &(psatom->para[x]).lsize[0],
                                            &(psatom->para[x]).assoc[0],
                                            &(psatom->para[x]).csize[1],
```

```
&(psatom->para[x]).lsize[1],
                                        &(psatom->para[x]).assoc[1]);
  }
/* SET ADDRESS HASHING PARAMETERS */
for (a=0; a<tempnumcaches; a++)</pre>
  for (b=0; b<((psatom->para[a]).type + 1); b++)
    (psatom->para[a]).tshift[b] = mylog2((psatom->para[a]).csize[b]/
                                         (psatom->para[a]).assoc[b]);
    (psatom->para[a]).lshift[b] = mylog2( (psatom->para[a]).lsize[b] );
    (psatom->para[a]).lmask[b] = ((psatom->para[a]).csize[b]/
                                  (psatom->para[a]).assoc[b])-1;
    }
/* INITIALIZE CACHE STORAGE */
for (a=0; a<tempnumcaches; a++)</pre>
  for (b=0; b<((psatom->para[a]).type + 1); b++)
    for (c=0; c<((psatom->para[a]).csize[b]/
                ((psatom->para[a]).lsize[b]*
                 (psatom->para[a]).assoc[b])); c++)
      for (d=0; d<(psatom->para[a]).assoc[b];d++)
        (psatom->data[a][b][c][d]).use = 0;
        (psatom->data[a][b][c][d]).task = tempnumtasks;
/* INITIALIZE CACHE STATISTICS */
for (a=0; a<tempnumcaches; a++)
  for (b=0; b <tempnumtasks; b++)
    (psatom->stat[a][b]).instcnt = 0;
    (psatom->stat[a][b]).readcnt = 0;
    (psatom->stat[a][b]).writcnt = 0;
    (psatom->stat[a][b]).instmisscnt = 0;
    (psatom->stat[a][b]).readmisscnt = 0;
    (psatom->stat[a][b]).writmisscnt = 0;
    for (c=0; c <= tempnumtasks; c++)
      (psatom->stat[a][b]).interfere[c] = 0;
    }
/* LOG SIMULATION DATA TO OUTPUT FILE */
output = fopen("cache.out","w");
fprintf(output,"\n\n\n\n\n\n\n\n");
fprintf(output,"<><><><><><><><><>\\n");
fprintf(output, "SIMULATION: %s", psatom->name[0]);
fprintf(output,"<><><><><><><>\\n");
fprintf(output,"\n\n\n\n");
fprintf(output,"Number Tasks = %d\n\n",tempnumtasks);
fprintf(output,"
                       #0: kernel\n\n");
for (x=1; x<tempnumtasks; x++)</pre>
  fprintf(output,"
                         #%d: %s\n",x,psatom->name[x]);
fprintf(output,"\n\n\n\n");
fprintf(output,"Number Caches = %d\n",tempnumcaches);
                   (type, icsize, ilsize, iassoc,
fprintf(output,"
```

```
dcsize, dlsize, dassoc)\n\n");
    for (x=0; x<tempnumcaches; x++)</pre>
      fprintf(output,"
                              #%d: %1d %7d %5d %3d",x,
                                              (psatom->para[x]).type,
                                              (psatom->para[x]).csize[0],
                                              (psatom->para[x]).lsize[0],
                                              (psatom->para[x]).assoc[0]);
      if ((psatom->para[x]).type == 1)
        fprintf(output," %7d %5d %3d",(psatom->para[x]).csize[1],
                                       (psatom->para[x]).lsize[1],
                                       (psatom->para[x]).assoc[1]);
      fprintf(output,"\n\n");
    fprintf(output,"\f");
    fclose(output);
    /* START CAPTURE & SIMULATION */
    psatom->numtasks = tempnumtasks;
    psatom->numcaches = tempnumcaches;
    psatom->actcaches = tempnumcaches;
    psatom->curtask = -1;
  return;
/* INSTRUCTION REFERENCE ROUTINE */
void instref(long addr, int proc, int count)
 {
 int x, leastx;
 unsigned long leastused;
 long aline, atag;
 int cnum, hit;
 /* PAUSE CAPTURE (RE-ENTRANCE) */
 int tempnumcaches = psatom->numcaches;
 psatom->numcaches = 0;
 /* RE-ESTABLISH AFTER CONTEXT SWTICH (RE-ENTRANCE) */
 if (psatom->curtask != proc)
   tempnumcaches = psatom->actcaches;
   psatom->curtask = proc;
 /* PROCESS REFERENCES IN EACH CACHE */
 for (cnum=0; cnum<tempnumcaches; cnum++)</pre>
   {
   int assoc = (psatom->para[cnum]).assoc[0];
   /* UPDATE STATISTICS */
   ((psatom->stat[cnum][proc]).instcnt) += count;
   /* PARSE ADDRESS */
   aline = (addr & (psatom->para[cnum]).lmask[0]) >>
                    (psatom->para[cnum]).lshift[0];
```

```
atag = addr >> (psatom->para[cnum]).tshift[0];
   /* UPDATE 'USE BITS' AND CHECK FOR HIT */
   hit = 0:
   for (x=0; x<assoc; x++)
     ((psatom->data[cnum][0][aline][x]).use)++;
     if (((psatom->data[cnum][0][aline][x]).tag == atag) &&
         ((psatom->data[cnum][0][aline][x]).task == proc))
       (psatom->data[cnum][0][aline][x]).use = 0;
       hit = 1;
     }
   /* IF NOT HIT, FIND LRU BLOCK TO EVICT */
   if (hit == 0)
     {
     /* FIND LRU */
     leastused = 0;
     for (x=0; x<assoc; x++)</pre>
       if (((psatom->data[cnum][0][aline][x]).use >= leastused) ||
            ((psatom->data[cnum][0][aline][x]).task ==
                                                 psatom->numtasks))
         leastused = (psatom->data[cnum][0][aline][x]).use;
         leastx = x;
       if ((psatom->data[cnum][0][aline][x]).task ==
                                                psatom->numtasks)
         x = assoc;
       }
     /* UPDATE STATISTICS */
      ((psatom->stat[cnum][proc]).instmisscnt)++;
      ((psatom->stat[cnum][proc]).interfere[
      (psatom->data[cnum][0][aline][leastx]).task])++;
      /* UPDATE CACHE DATA */
      (psatom->data[cnum][0][aline][leastx]).tag = atag;
      (psatom->data[cnum][0][aline][leastx]).use = 0;
      (psatom->data[cnum][0][aline][leastx]).task = proc;
   }
  /* RESUME CAPTURE */
 psatom->numcaches = tempnumcaches;
 return;
/* DATA LOAD ROUTINE */
void readref(long addr, int proc)
 {
  int index;
  int x, leastx;
```

```
unsigned long leastused;
long aline, atag;
int cnum, hit;
/* PAUSE CAPTURE (RE-ENTRANCE) */
int tempnumcaches = psatom->numcaches;
psatom->numcaches = 0;
/* RE-ESTABLISH AFTER CONTEXT SWITCH (RE-ENTRANCE) */
if (psatom->curtask != proc)
  tempnumcaches = psatom->actcaches;
 psatom->curtask = proc;
/* PROCESS REFERENCE IN EACH CACHE */
for (cnum=0; cnum<tempnumcaches; cnum++)</pre>
 int type = (psatom->para[cnum]).type;
 int assoc = (psatom->para[cnum]).assoc[type];
 /* UPDATE STATISTICS */
 ((psatom->stat[cnum][proc]).readcnt)++;
 /* PARSE ADDRESS */
 aline = (addr & (psatom->para[cnum]).lmask[type]) >>
                  (psatom->para[cnum]).lshift[type];
 atag = addr >> (psatom->para[cnum]).tshift[type];
 /* UPDATE 'USE BITS' AND CHECK FOR HIT */
 hit = 0:
 for (x=0; x<assoc; x++)
   {
   ((psatom->data[cnum][type][aline][x]).use)++;
   if (((psatom->data[cnum][type][aline][x]).tag == atag) &&
       ((psatom->data[cnum][type][aline][x]).task == proc))
     (psatom->data[cnum][type][aline][x]).use = 0;
     hit = 1;
     }
   }
 /* IF NO HIT, FIND LRU BLOCK TO EVICT */
 if (hit == 0)
   {
   /* FIND LRU */
   leastused = 0;
   for (x=0; x<assoc; x++)
     if (((psatom->data[cnum][type][aline][x]).use >= leastused) ||
         ((psatom->data[cnum][type][aline][x]).task ==
                                                  psatom->numtasks))
       leastused = (psatom->data[cnum][type][aline][x]).use;
       leastx = x;
     if ((psatom->data[cnum][type][aline][x]).task ==
                                                 psatom->numtasks)
```

```
x = assoc;
      /* UPDATE STATISTICS */
      ((psatom->stat[cnum][proc]).readmisscnt)++;
      ((psatom->stat[cnum][proc]).interfere[
       (psatom->data[cnum][type][aline][leastx]).task])++;
      /* UPDATE CACHE DATA */
      (psatom->data[cnum][type][aline][leastx]).tag = atag;
      (psatom->data[cnum][type][aline][leastx]).use = 0;
      (psatom->data[cnum][type][aline][leastx]).task = proc;
    }
  /* RESUME CAPTURE */
  psatom->numcaches = tempnumcaches;
 return;
  }
/* DATA STORE ROUTINE */
void writref(long addr, int proc)
  int index;
  int x, leastx;
  unsigned long leastused;
  long aline, atag;
  int cnum, hit;
  /* PAUSE CAPTURE (RE-ENTRANCE) */
  int tempnumcaches = psatom->numcaches;
  psatom->numcaches = 0;
  /* RE-ESTABLISH AFTER CONTEXT SWTICH (RE-ENTRANCE) */
  if (psatom->curtask != proc)
    tempnumcaches = psatom->actcaches;
    psatom->curtask = proc;
  /* PROCESS REFERENCE IN EACH CACHE */
  for (cnum=0; cnum<tempnumcaches; cnum++)</pre>
    int type = (psatom->para[cnum]).type;
    int assoc = (psatom->para[cnum]).assoc[type];
    /* UPDATE STATISTICS */
    ((psatom->stat[cnum][proc]).writcnt)++;
    /* PARSE ADDRESS */
    aline = (addr & (psatom->para[cnum]).lmask[type]) >>
                    (psatom->para[cnum]).lshift[type];
    atag = addr >> (psatom->para[cnum]).tshift[type];
    /* UPDATE 'USE BITS' AND CHECK FOR HIT */
    hit = 0:
    for (x=0; x<assoc; x++)</pre>
      ((psatom->data[cnum][type][aline][x]).use)++;
      if (((psatom->data[cnum][type][aline][x]).tag == atag) &&
```

```
((psatom->data[cnum][type][aline][x]).task == proc))
        (psatom->data[cnum][type][aline][x]).use = 0;
        hit = 1;
        }
      }
    /* IF NOT HIT, FIND LRU BLOCK TO EVICT */
    if (hit == 0)
      /* FIND LRU */
      leastused = 0;
      for (x=0; x<assoc; x++)
        -{
        if (((psatom->data[cnum][type][aline][x]).use >= leastused) ||
            ((psatom->data[cnum][type][aline][x]).task ==
                                                     psatom->numtasks))
          leastused = (psatom->data[cnum][type][aline][x]).use;
          leastx = x;
          }
        if ((psatom->data[cnum][type][aline][x]).task ==
                                                    psatom->numtasks)
          x = assoc;
        }
      /* UPDATE STATISTICS */
      ((psatom->stat[cnum][proc]).writmisscnt)++;
      ((psatom->stat[cnum][proc]).interfere[
       (psatom->data[cnum][type][aline][leastx]).task])++;
      /* UPDATE CACHE DATA */
      (psatom->data[cnum][type][aline][leastx]).tag = atag;
      (psatom->data[cnum][type][aline][leastx]).use = 0;
      (psatom->data[cnum][type][aline][leastx]).task = proc;
    }
  /* RESUME CAPTURE */
  psatom->numcaches = tempnumcaches;
  return;
/* STORE RESULTS ROUTINE */
void printres(int proc)
  {
  int c,x,y;
  stats total;
  FILE* file;
  /* PAUSE CAPTURE */
  int tempnumcaches = psatom->actcaches;
  psatom->numcaches = 0;
  /* OPEN FILE FOR OUTPUT */
  file = fopen("cache.out", "a");
  fprintf(file,"DATA AT END OF PROCESS %d\n",proc);
```

```
fprintf(file,"<><><><><><><><>\</>\n");
/* PRINT DATA FOR EACH CACHE */
for (c=0; c<tempnumcaches; c++)</pre>
                                        (data at end of process %d)\n",
 fprintf(file, "simulation: %s
                                                 psatom->name[0],proc);
 fprintf(file,"----\n");
 fprintf(file,"CACHE # %d\n", c);
 fprintf(file,"cache type: %d (0=unified, 1=split)\n",
                                          (psatom->para[c]).type);
 fprintf(file,"icache size: %d\n",(psatom->para[c]).csize[0]);
 fprintf(file,"icache line size: %d\n",(psatom->para[c]).lsize[0]);
 fprintf(file,"icache associativity: %d\n",
                                       (psatom->para[c]).assoc[0]);
 if ((psatom->para[c]).type == 1)
   {
   fprintf(file,"dcache size: %d\n",(psatom->para[c]).csize[1]);
   fprintf(file,"dcache line size: %d\n",(psatom->para[c]).lsize[1]);
   fprintf(file,"dcache associativity: %d\n",
                                        (psatom->para[c]).assoc[1]);
   }
 total.instcnt = 0;
 total.readcnt = 0;
 total.writcnt = 0;
 total.instmisscnt = 0;
 total.readmisscnt = 0;
 total.writmisscnt = 0;
 /* PRINT PROCESS CACHE PERFORMANCE *./
 for (y=0; y < psatom->numtasks; y++)
   {
   int z;
   total.instcnt = total.instcnt + (psatom->stat[c][y]).instcnt;
   total.readcnt = total.readcnt + (psatom->stat[c][y]).readcnt;
   total.writcnt = total.writcnt + (psatom->stat[c][y]).writcnt;
   total.instmisscnt = total.instmisscnt +
                       (psatom->stat[c][y]).instmisscnt;
   total.readmisscnt = total.readmisscnt +
                       (psatom->stat[c][y]).readmisscnt;
   total.writmisscnt = total.writmisscnt +
                       (psatom->stat[c][y]).writmisscnt;
   fprintf(file,"
                      ********\n");
   fprintf(file,"
                      Process #%d\n", y);
   fprintf(file,"
                          Inst %12lu ", (psatom->stat[c][y]).instcnt);
   fprintf(file,"Miss %12lu ", (psatom->stat[c][y]).instmisscnt);
   if ((psatom->stat[c][y]).instcnt != 0)
     fprintf(file,"Perc %.61f", 100.0 *
                                (psatom->stat[c][y]).instmisscnt /
                                (psatom->stat[c][y]).instcnt);
   fprintf(file,"\n
                            Data %12lu ", (psatom->stat[c][y]).readcnt +
                                           (psatom->stat[c][y]).writcnt);
   fprintf(file, "Miss %12lu ", (psatom->stat[c][y]).readmisscnt +
```

```
(psatom->stat[c][y]).writmisscnt);
  if (((psatom->stat[c][y]).readcnt+(psatom->stat[c][y]).writcnt) != 0)
    fprintf(file,"Perc %.6lf", 100.0 *
                                ((psatom->stat[c][y]).readmisscnt +
                                 (psatom->stat[c][y]).writmisscnt) /
                                ((psatom->stat[c][y]).readcnt +
                                 (psatom->stat[c][y]).writcnt));
                            read %12lu ",
  fprintf(file,"\n
                                (psatom->stat[c][y]).readcnt);
  fprintf(file,"Miss %12lu ", (psatom->stat[c][y]).readmisscnt);
  if ((psatom->stat[c][y]).readcnt != 0)
    fprintf(file,"Perc %.6lf", 100.0 *
                                (psatom->stat[c][y]).readmisscnt /
                                (psatom->stat[c][y]).readcnt);
                            writ %12lu ", (psatom->stat[c][y]).writcnt);
  fprintf(file,"\n
  fprintf(file,"Miss %12lu ", (psatom->stat[c][y]).writmisscnt);
  if ((psatom->stat[c][y]).writcnt != 0)
    fprintf(file,"Perc %.6lf", 100.0 *
                                (psatom->stat[c][y]).writmisscnt /
                                (psatom->stat[c][y]).writcnt);
                           TOTAL %12lu ", (psatom->stat[c][y]).instcnt +
  fprintf(file,"\n
                                          (psatom->stat[c][y]).readcnt +
                                           (psatom->stat[c][y]).writcnt);
  fprintf(file,"Miss %12lu ", (psatom->stat[c][y]).instmisscnt +
                              (psatom->stat[c][y]).readmisscnt +
                              (psatom->stat[c][y]).writmisscnt);
  if (((psatom->stat[c][y]).instcnt +
       (psatom->stat[c][y]).readcnt +
       (psatom->stat[c][y]).writcnt) != 0)
    fprintf(file, "Perc %.61f", 100.0 *
                               ((psatom->stat[c][y]).instmisscnt +
                                (psatom->stat[c][y]).readmisscnt +
                                (psatom->stat[c][y]).writmisscnt) /
                               ((psatom->stat[c][y]).instcnt +
                                (psatom->stat[c][y]).readcnt +
                                (psatom->stat[c][y]).writcnt));
  fprintf(file,"\n
                            Int (times process %d overwrote:)\n", y);
  for (z=0; z <= psatom->numtasks; z++)
    fprintf(file,"
                                 Process d = 12lu\n, z,
                                (psatom->stat[c][y]).interfere[z]);
  fprintf(file,"
                              (process %d is invalid data)\n",
                                                 psatom->numtasks);
/* PRINT TOTAL CACHE PERFORMANCE */
fprintf(file,"
                 *****************************
fprintf(file,"
                  TOTAL FOR CACHE\n");
fprintf(file,"
                       Inst %12lu ", total.instcnt);
fprintf(file,"Miss %12lu ", total.instmisscnt);
if (total.instcnt != 0)
 fprintf(file,"Perc %.61f", 100.0 * total.instmisscnt /
                                     total.instcnt);
```

```
Data %12lu ", total.readcnt +
 fprintf(file,"\n
                                          total.writcnt);
 fprintf(file, "Miss %12lu ", total.readmisscnt + total.writmisscnt);
 if ((total.readcnt + total.writcnt) != 0)
   fprintf(file,"Perc %.6lf", 100.0 *
                               (total.readmisscnt + total.writmisscnt)/
                               (total.readcnt + total.writcnt));
 fprintf(file,"\n
                           read %12lu ", total.readcnt);
 fprintf(file,"Miss %12lu ", total.readmisscnt);
 if (total.readcnt != 0)
   fprintf(file,"Perc %.61f", 100.0 * total.readmisscnt /
                                       total.readcnt);
                           writ %12lu ", total.writcnt);
 fprintf(file,"\n
 fprintf(file, "Miss %12lu ", total.writmisscnt);
 if (total.writcnt != 0)
   fprintf(file,"Perc %.61f", 100.0 * total.writmisscnt /
                                       total.writcnt);
                           TOTAL %12lu ", total.instcnt +
 fprintf(file,"\n
                                          total.readcnt +
                                          total.writcnt);
 fprintf(file, "Miss %12lu ", total.instmisscnt +
                              total.readmisscnt +
                              total.writmisscnt);
  if ((total.instcnt + total.readcnt + total.writcnt) != 0)
    fprintf(file, "Perc %.61f", 100.0 *
                               (total.instmisscnt +
                                total.readmisscnt +
                                total.writmisscnt) /
                               (total.instcnt +
                                total.readcnt +
                                total.writcnt));
  fprintf(file,"\n");
 fprintf(file,"\f");
 }
fclose(file);
/* IF LAST PROCESS, SHUT DOWN SIMULATION */
psatom->count--;
if (psatom->count > 0)
 psatom->numcaches = tempnumcaches;
 psatom->curtask = proc;
return;
}
```

A.8 Sample Tool Description File

To create an ATOM tool, a tool description file must be created which defines the various tool characteristics such as the files to incorporate and control flags to use. An example is shown below, which is the tool used to create the executable version of the kernel kexe.desc. For more information, please refer to the ATOM source documents.

INST_FILE

kern.inst.c

ANAL_FILE

kern.anal.c

ANAL_LDFLAGS

-non_shared

ATOM_REQ

-Xkernel -Xgprog

ATOM_DEF

-o vmunix.cache

Another tool example is the one used for the context switch model, mod.desc, which shows the -lm flag required to use functions from the libm.a library.

INST_FILE

prog.inst.c

ANAL_FILE

model.anal.c

ANAL_LDFLAGS

-lm

A.9 Model Library

The following file, model.h, was used as a procedure library for the context switch model implementation. It is used in conjunction with the cache model library.

```
/* MODEL.H */
/* CONTEXT SWTICH MODEL LIBRARY */
/* JOHN FRASER */
#include <stdlib.h>
#include <math.h>
/* COMPUTE RANDOM EXECUTION INTERVAL */
long compint()
  {
  long temp = random();
  temp = (long)trunc(-50000.0*log(1.0-(random()/(pow(2.0,31.0)-1.0))));
  /* INTERVAL CAP */
  if (temp > 250000)
    return(250000);
  else
    return(temp);
/* COMPUTE FACTORIAL FUNCTION */
double myfact(long x)
  {
  if (x == 0)
    return(1.0);
    return((double) x * myfact(x-1));
  }
/* COMPUTE COMBINATORIAL FUNCTION */
double mycomb(long F, long i)
  {
  long x;
  double temp3 = 1.0/myfact(i);
  /* CANT USE STANDARD FACTORIAL EXPRESSION => OVERFLOW ERROR */
  for (x=F; x>F-i; x--)
    temp3 = temp3 * x;
  return(temp3);
  }
/* COMPUTE BLOCK OVERWRITE PROBABILITY */
double calcprob(long F, int C, int B, int A, int i)
  }
  int x;
  double temp2 = 0.0;
  int N = C/(B*A);
  if (i < A)
    }
```

```
double a,b,c;
    a = (double)(mycomb(F,i));
    b = (double)(pow((1.0/(double)N),(double)i));
    /* UNDERFLOW TEST FOR LAST TERM */
    if ((F-i)*log(1.0-(1.0/(double)N)) < -600.0)
      c = 0;
    else
      c = (double)pow((1.0-(1.0/(double)N)),((double)(F-i)));
    return(a*b*c);
    }
  else
    for (x=0; x < A; x++)
      temp2 = temp2 + ((double)(mycomb(F,x)) *
                            (pow((1.0/N),x)) *
                            (pow((1.0-(1.0/N)),(F-x))));
   return(1.0 - temp2);
  }
/* COMPUTE INSTRUCTION FOOTPRINT */
long ifoot(long R, int B)
 return((long)trunc(R/(50.0*B)));
 }
/* COMPUTE DATA FOOTPRINT */
long dfoot(long R)
 {
 return((long)trunc(R/50.0));
```

A.10 Model Analysis File

The files used to test the context switch model were very similar to those used in the first set of simulations. The program instrumentation file was identical, and the analysis file model.anal.c was generally the same, although with the addition of the model code as shown. Since the model was tested with a single process trace, the re-entrance mechanisms were not required.

```
/* MODEL.ANAL.C */
/* PROGRAM ANALYSIS FILE */
/* W/ CONTEXT SWITCH MODEL */
/* JOHN FRASER */
#include <stdio.h>
#include "cache.h"
#include "model.h"
/* CACHE DATA */
datablock satom;
datablock* psatom;
/* MODEL DATA */
unsigned long switchnext;
unsigned long switchcnt;
unsigned long switchrec;
/* INITIALIZATION ROUTINE */
void initcache(int proc)
  /* SET POINTER TO CACHE DATA */
  psatom = &satom;
  /* INITIALIZE BASIC DATA */
  psatom->count = 0;
  psatom->numcaches = 0;
  psatom->numtasks = 0;
  /* INITIALIZE SWITCH MODEL */
  switchcnt = 0;
  switchrec = 0;
  switchnext = compint();
  /* IF FIRST PROCESS, INITIALIZE CACHE DATA */
  psatom->count++;
  if (psatom->count == 1)
    int tempnumcaches, tempnumtasks;
    int x,a,b,c,d;
    FILE *input, *output;
    /* LOAD BASIC CHARACTERISTICS FROM FILE */
    input = fopen("cache.in", "r");
    fgets(psatom->name[0], 79, input);
    fscanf(input,"%d\n",&tempnumtasks);
    for (x=1; x<tempnumtasks; x++)</pre>
      fgets(psatom->name[x], 79, input);
    fscanf(input,"%d\n",&tempnumcaches);
```

```
for (x=0; x<tempnumcaches; x++)</pre>
  fscanf(input, "%d\n", &(psatom->para[x]).type);
  if ((psatom->para[x]).type == 0)
    fscanf(input, "%d %d %d\n", &(psatom->para[x]).csize[0],
                                 &(psatom->para[x]).bsize[0],
                                 &(psatom->para[x]).assoc[0]);
  else
    fscanf(input,"%d %d %d %d %d %d\n", &(psatom->para[x]).csize[0],
                                          &(psatom->para[x]).bsize[0],
                                          &(psatom->para[x]).assoc[0],
                                          &(psatom->para[x]).csize[1],
                                          &(psatom->para[x]).bsize[1],
                                          &(psatom->para[x]).assoc[1]);
  }
/* SET ADDRESS HASHING PARAMETERS */
for (a=0; a<tempnumcaches; a++)</pre>
  for (b=0; b<((psatom->para[a]).type + 1); b++)
    (psatom->para[a]).tshift[b] = mylog2((psatom->para[a]).csize[b]/
                                           (psatom->para[a]).assoc[b]);
    (psatom->para[a]).lshift[b] = mylog2((psatom->para[a]).bsize[b]);
    (psatom->para[a]).lmask[b] = ((psatom->para[a]).csize[b]/
                                   (psatom->para[a]).assoc[b])-1;
    }
/* INITIALIZE CACHE STORAGE */
for (a=0; a<tempnumcaches; a++)</pre>
  for (b=0; b<((psatom->para[a]).type + 1); b++)
    for (c=0; c<((psatom->para[a]).csize[b] /
                 ((psatom->para[a]).bsize[b] *
                  (psatom->para[a]).assoc[b])); c++)
      for (d=0; d<(psatom->para[a]).assoc[b];d++)
        (psatom->data[a][b][c][d]).use = 0;
        (psatom->data[a][b][c][d]).task = tempnumtasks;
/* INITIALIZE CACHE STATISTICS */
for (a=0; a<tempnumcaches; a++)</pre>
  for (b=0; b <tempnumtasks; b++)</pre>
    (psatom->stat[a][b]).instcnt = 0;
    (psatom->stat[a][b]).readcnt = 0;
    (psatom->stat[a][b]).writcnt = 0;
    (psatom->stat[a][b]).instmisscnt = 0;
    (psatom->stat[a][b]).readmisscnt = 0;
    (psatom->stat[a][b]).writmisscnt = 0;
    for (c=0; c <= tempnumtasks; c++)</pre>
      (psatom->stat[a][b]).interfere[c] = 0;
/* LOG SIMULATION DATA TO OUTPUT FILE */
output = fopen("cache.out","w");
```

```
fprintf(output,"\n\n\n\n\n\n\n\n\n");
   fprintf(output,"<><><><><><><>\</>\n");
   fprintf(output,"SIMULATION (single): %s",psatom->name[0]);
   fprintf(output,"<><><><><><><><>\</>\n");
   fprintf(output,"\n\n\n\n");
   fprintf(output,"Number Tasks = %d\n\n",tempnumtasks);
   for (x=1; x<tempnumtasks; x++)</pre>
     fprintf(output,"
                            #%d: %s\n",x,psatom->name[x]);
   fprintf(output,"\n\n\n\n");
   fprintf(output, "Number Caches = %d\n", tempnumcaches);
                          (type, icsize, ibsize, iassoc,
   fprintf(output,"
                                 dcsize, dbsize, dassoc)\n\n");
   for (x=0; x<tempnumcaches; x++)</pre>
     fprintf(output,"
                            #%d: %1d %7d %5d %3d",x,
                                            (psatom->para[x]).type,
                                            (psatom->para[x]).csize[0],
                                            (psatom->para[x]).bsize[0],
                                            (psatom->para[x]).assoc[0]);
     if ((psatom->para[x]).type == 1)
       fprintf(output," %7d %5d %3d",(psatom->para[x]).csize[1],
                                     (psatom->para[x]).bsize[1],
                                     (psatom->para[x]).assoc[1]);
     fprintf(output,"\n\n");
   fprintf(output,"\f");
   fclose(output);
   /* START SIMULATION */
   psatom->numtasks = tempnumtasks;
   psatom->numcaches = tempnumcaches;
   }
  return;
/* INSTRUCTION REFERENCE ROUTINE */
void instref(long addr, int proc, int count)
  int x, leastx;
  unsigned long leastused;
  long aline, atag;
  int cnum, hit;
  /* PROCESS REFERENCES IN EACH CACHE */
  for (cnum=0; cnum < psatom->numcaches; cnum++)
   int assoc = (psatom->para[cnum]).assoc[0];
   /* UPDATE STATISTICS */
    ((psatom->stat[cnum][proc]).instcnt) += count;
    /* PARSE ADDRESS */
   aline = (addr & (psatom->para[cnum]).lmask[0]) >>
                    (psatom->para[cnum]).lshift[0];
```

```
atag = addr >> (psatom->para[cnum]).tshift[0];
  /* UPDATE 'USE BITS' AND CHECK FOR HIT */
  hit = 0;
  for (x=0; x<assoc; x++)
    ((psatom->data[cnum][0][aline][x]).use)++;
    if (((psatom->data[cnum][0][aline][x]).tag == atag) &&
        ((psatom->data[cnum][0][aline][x]).task == proc))
      (psatom->data[cnum][0][aline][x]).use = 0;
      hit = 1;
  /* IF NO HIT, FIND LRU BLOCK TO EVICT */
  if (hit == 0)
    /* FIND LRU */
    leastused = 0;
    for (x=0; x<assoc; x++)
      {
      if (((psatom->data[cnum][0][aline][x]).use >= leastused) ||
          ((psatom->data[cnum][0][aline][x]).task ==
                                                psatom->numtasks))
        leastused = (psatom->data[cnum][0][aline][x]).use;
        leastx = x;
        }
      if ((psatom->data[cnum][0][aline][x]).task ==
                                               psatom->numtasks)
        x = assoc;
      }
    /* UPDATE STATISTICS */
    ((psatom->stat[cnum][proc]).instmisscnt)++;
    ((psatom->stat[cnum][proc]).interfere[
     (psatom->data[cnum][0][aline][leastx]).task])++;
    /* UPDATE CACHE DATA */
    (psatom->data[cnum][0][aline][leastx]).tag = atag;
    (psatom->data[cnum][0][aline][leastx]).use = 0;
    (psatom->data[cnum][0][aline][leastx]).task = proc;
 }
/* INCREMENT SWTICH COUNTER */
switchcnt += count;
/* CHECK FOR CONTEXT SWTICH AND PERFORM */
if (switchcnt >= switchnext)
 unsigned long intercnt;
 long foot;
 int sec;
 double prob, prbcnt;
 /* COMPUTE INTERRUPTION INTERVAL */
```

```
intercnt = (psatom->numtasks-1) * compint();
/* APPLY IMPACT TO EACH CACHE */
for (cnum=0; cnum < psatom->numcaches; cnum++)
 {
  /* APPLY IMPACT TO EACH SECTION (INST/DATA) */
 for (sec=0; sec<=(psatom->para[cnum]).type; sec++)
   {
   /* COMPUTE FOOTPRINT FOR EACH SECTION */
   if (sec==0)
      foot = ifoot(intercnt, ((psatom->para[cnum]).bsize[sec] / 4));
      if ((psatom->para[cnum]).type == 0)
       foot = foot + dfoot(intercnt);
      }
    else
      foot = dfoot(intercnt);
    /* ITERATE THROUGH EACH LINE OVERWRITING RANDOM BLOCK(S) */
   for (aline=0; aline < (psatom->para[cnum]).csize[sec] /
                          ((psatom->para[cnum]).bsize[sec] *
                           (psatom->para[cnum]).assoc[sec]); aline++)
      /* GENERATE LINE'S PROBABILITY */
     prob = (double)random()/(pow(2.0,31.0)-1.0);
      /* COMPUTE PROBABILITY OF FIRST OVERWRITE */
      prbcnt = calcprob(foot,
                        (psatom->para[cnum]).csize[sec],
                        (psatom->para[cnum]).bsize[sec],
                        (psatom->para[cnum]).assoc[sec],
                        0);
      /* ITERATE UNTIL ALL OVERWRITTEN OR PROBABILITY FAILS */
      for (hit=0; ((hit < (psatom->para[cnum]).assoc[sec]) &&
                   (prob > prbcnt)); hit++)
        /* COMPUTE PROBABILITY OF NEXT OVERWRITE */
        if (hit < ((psatom->para[cnum]).assoc[sec] - 1))
          prbcnt += calcprob(foot,
                             (psatom->para[cnum]).csize[sec],
                             (psatom->para[cnum]).bsize[sec],
                             (psatom->para[cnum]).assoc[sec],
                             hit+1);
        /* FIND LRU BLOCK TO EVICT */
        leastused = 0;
        for (x=0; x < (psatom->para[cnum]).assoc[sec]; x++)
          /* UPDATE 'USE BITS' */
          (psatom->data[cnum][sec][aline][x]).use++;
          if ((psatom->data[cnum][sec][aline][x]).use >= leastused)
            leastused = (psatom->data[cnum][sec][aline][x]).use;
            leastx = x;
            }
```

```
}
            /* UPDATE CACHE DATA */
            (psatom->data[cnum][sec][aline][leastx]).use = 0;
            (psatom->data[cnum][sec][aline][leastx]).task =
                         (psatom->numtasks - 1);
          }
        }
      }
    /* RESET FOR NEXT INTERVAL */
    switchrec++;
    switchcnt = 0;
    switchnext = compint();
 return;
  }
/* DATA LOAD ROUTINE */
void readref(long addr, int proc)
  int index:
  int x, leastx;
  unsigned long leastused;
  long aline, atag;
  int cnum, hit;
  /* PROCESS REFERENCE IN EACH CACHE */
  for (cnum=0; cnum<psatom->numcaches; cnum++)
    int type = (psatom->para[cnum]).type;
    int assoc = (psatom->para[cnum]).assoc[type];
    /* UPDATE STATISTICS */
    ((psatom->stat[cnum][proc]).readcnt)++;
    /* PARSE ADDRESS */
    aline = (addr & (psatom->para[cnum]).lmask[type]) >>
                    (psatom->para[cnum]).lshift[type];
   atag = addr >> (psatom->para[cnum]).tshift[type];
   /* UPDATE 'USE BITS' AND CHECK FOR HIT */
   hit = 0;
   for (x=0; x<assoc; x++)</pre>
     ((psatom->data[cnum][type][aline][x]).use)++;
     if (((psatom->data[cnum][type][aline][x]).tag == atag) &&
          ((psatom->data[cnum][type][aline][x]).task == proc))
       (psatom->data[cnum][type][aline][x]).use = 0;
       hit = 1;
     }
   /* IF NO HIT, FIND LRU BLOCK TO EVICT */
   if (hit == 0)
     {
```

```
/* FIND LRU */
     leastused = 0;
     for (x=0; x<assoc; x++)
        if (((psatom->data[cnum][type][aline][x]).use >= leastused) |
            ((psatom->data[cnum][type][aline][x]).task ==
                                                    psatom->numtasks))
         leastused = (psatom->data[cnum][type][aline][x]).use;
         leastx = x;
         }
        if ((psatom->data[cnum][type][aline][x]).task ==
                                                   psatom->numtasks)
         x = assoc;
        }
      /* UPDATE STATISTICS */
      ((psatom->stat[cnum][proc]).readmisscnt)++;
      ((psatom->stat[cnum][proc]).interfere[
      (psatom->data[cnum][type][aline][leastx]).task])++;
      /* UPDATE CACHE DATA */
      (psatom->data[cnum][type][aline][leastx]).tag = atag;
      (psatom->data[cnum][type][aline][leastx]).use = 0;
      (psatom->data[cnum][type][aline][leastx]).task = proc;
   }
 return;
 }
/* DATA STORE ROUTINE */
void writref(long addr, int proc)
 int index;
 int x, leastx;
 unsigned long leastused;
 long aline, atag;
  int cnum, hit;
  /* PROCESS REFERENCE IN EACH CACHE */
 for (cnum=0; cnum<psatom->numcaches; cnum++)
   {
   int type = (psatom->para[cnum]).type;
    int assoc = (psatom->para[cnum]).assoc[type];
    /* UPDATE STATISTICS */
    ((psatom->stat[cnum][proc]).writcnt)++;
    /* PARSE ADDRESS */
    aline = (addr & (psatom->para[cnum]).lmask[type]) >>
                    (psatom->para[cnum]).lshift[type];
   atag = addr >> (psatom->para[cnum]).tshift[type];
    /* UPDATE 'USE BITS' AND CHECK FOR HIT */
   hit = 0:
    for (x=0; x<assoc; x++)
     {
```

```
((psatom->data[cnum][type][aline][x]).use)++;
      if (((psatom->data[cnum][type][aline][x]).tag == atag) &&
          ((psatom->data[cnum][type][aline][x]).task == proc))
        (psatom->data[cnum][type][aline][x]).use = 0;
       hit = 1;
      }
    /* IF NO HIT, FIND LRU BLOCK TO EVICT */
    if (hit == 0)
      {
      /* FIND LRU BLOCK */
      leastused = 0;
      for (x=0; x<assoc; x++)</pre>
       {
       if (((psatom->data[cnum][type][aline][x]).use >= leastused) |
            ((psatom->data[cnum][type][aline][x]).task ==
                                                  psatom->numtasks))
         leastused = (psatom->data[cnum][type][aline][x]).use;
         leastx = x;
       if ((psatom->data[cnum][type][aline][x]).task ==
                                                 psatom->numtasks)
         x = assoc;
      /* UPDATE STATISTICS */
      ((psatom->stat[cnum][proc]).writmisscnt)++;
      ((psatom->stat[cnum][proc]).interfere[
       (psatom->data[cnum][type][aline][leastx]).task])++;
      /* UPDATE */
      (psatom->data[cnum][type][aline][leastx]).tag = atag;
      (psatom->data[cnum][type][aline][leastx]).use = 0;
      (psatom->data[cnum][type][aline][leastx]).task = proc;
   }
  return;
/* STORE RESULTS ROUTINE */
void printres(int proc)
  int c,x,y;
  stats total;
 FILE* file;
 file = fopen("cache.out","a");
 fprintf(file,"DATA AT END OF PROCESS %d\n",proc);
 for (c=0; c<psatom->numcaches; c++)
   /* PRINT CACHE DATA */
```

```
fprintf(file,"simulation: %s
                                    (data at end of process %d)\n",
                                             psatom->name[0],proc);
fprintf(file,"total context switches modeled: %lu\n",switchrec);
fprintf(file,"----\n");
fprintf(file,"CACHE # %d\n", c);
fprintf(file,"cache type: %d (0=unified, 1=split)\n",
                                         (psatom->para[c]).type);
fprintf(file,"icache size: %d\n",(psatom->para[c]).csize[0]);
fprintf(file,"icache line size: %d\n",(psatom->para[c]).bsize[0]);
fprintf(file,"icache associativity: %d\n",
                                     (psatom->para[c]).assoc[0]);
if ((psatom->para[c]).type == 1)
 fprintf(file, "dcache size: %d\n", (psatom->para[c]).csize[1]);
  fprintf(file, "dcache line size: %d\n", (psatom->para[c]).bsize[1]);
 fprintf(file,"dcache associativity: %d\n",
                                       (psatom->para[c]).assoc[1]);
 }
total.instcnt = 0;
total.readcnt = 0;
total.writcnt = 0;
total.instmisscnt = 0;
total.readmisscnt = 0;
total.writmisscnt = 0;
/* PRINT PROCESS CACHE PERFORMANCE */
for (y=0; y < psatom->numtasks; y++)
 {
 int z;
 total.instcnt = total.instcnt + (psatom->stat[c][y]).instcnt;
 total.readcnt = total.readcnt + (psatom->stat[c][y]).readcnt;
  total.writcnt = total.writcnt + (psatom->stat[c][y]).writcnt;
  total.instmisscnt = total.instmisscnt +
                      (psatom->stat[c][y]).instmisscnt;
 total.readmisscnt = total.readmisscnt +
                     (psatom->stat[c][y]).readmisscnt;
 total.writmisscnt = total.writmisscnt +
                     (psatom->stat[c][y]).writmisscnt;
 fprintf(file,"
                    *******\n");
  fprintf(file,"
                    Process #%d\n", y);
  fprintf(file,"
                        Inst %12lu ",(psatom->stat[c][y]).instcnt);
  fprintf(file, "Miss %12lu ", (psatom->stat[c][y]).instmisscnt);
  if ((psatom->stat[c][y]).instcnt != 0)
    fprintf(file,"Perc %.6lf", 100.0*
                              (psatom->stat[c][y]).instmisscnt /
                              (psatom->stat[c][y]).instcnt);
  fprintf(file,"\n
                          Data %121u ",
                              (psatom->stat[c][y]).readcnt +
                              (psatom->stat[c][y]).writcnt);
  fprintf(file,"Miss %12lu ", (psatom->stat[c][y]).readmisscnt +
                              (psatom->stat[c][y]).writmisscnt);
  if (((psatom->stat[c][y]).readcnt +
```

```
(psatom->stat[c][y]).writcnt) != 0)
    fprintf(file,"Perc %.6lf", 100.0 *
                                ((psatom->stat[c][y]).readmisscnt +
                                 (psatom->stat[c][y]).writmisscnt) /
                                ((psatom->stat[c][y]).readcnt +
                                 (psatom->stat[c][y]).writcnt));
  fprintf(file,"\n
                             read %12lu ",
                                (psatom->stat[c][y]).readcnt);
  fprintf(file,"Miss %12lu ", (psatom->stat[c][y]).readmisscnt);
  if ((psatom->stat[c][y]).readcnt != 0)
    fprintf(file,"Perc %.6lf", 100.0 *
                                (psatom->stat[c][y]).readmisscnt /
                                (psatom->stat[c][y]).readcnt);
  fprintf(file,"\n
                             writ %12lu ",
                                (psatom->stat[c][y]).writcnt);
  fprintf(file,"Miss %12lu ", (psatom->stat[c][y]).writmisscnt);
  if ((psatom->stat[c][y]).writcnt != 0)
    fprintf(file,"Perc %.6lf", 100.0 *
                                (psatom->stat[c][y]).writmisscnt /
                                (psatom->stat[c][y]).writcnt);
  fprintf(file,"\n
                            TOTAL %12lu ",
                                (psatom->stat[c][y]).instcnt +
                                (psatom->stat[c][y]).readcnt +
                                (psatom->stat[c][y]).writcnt);
  fprintf(file,"Miss %12lu ", (psatom->stat[c][y]).instmisscnt +
                               (psatom->stat[c][y]).readmisscnt +
                               (psatom->stat[c][y]).writmisscnt);
  if (((psatom->stat[c][y]).instcnt +
       (psatom->stat[c][y]).readcnt +
       (psatom->stat[c][y]).writcnt) != 0)
    fprintf(file, "Perc %.61f", 100.0 *
                                ((psatom->stat[c][y]).instmisscnt +
                                 (psatom->stat[c][y]).readmisscnt +
                                 (psatom->stat[c][y]).writmisscnt) /
                                ((psatom->stat[c][y]).instcnt +
                                 (psatom->stat[c][y]).readcnt +
                                 (psatom->stat[c][y]).writcnt));
  fprintf(file,"\n
                          Int (times process %d overwrote:)\n", y);
  for (z=0; z <= psatom->numtasks; z++)
    fprintf(file,"
                                 Process %d = %12lu\n", z,
                                 (psatom->stat[c][y]).interfere[z]);
  fprintf(file,"
                              (process %d is invalid data)\n",
                                                  psatom->numtasks);
/* PRINT TOTAL CACHE PERFORMANCE */
fprintf(file,"
                   *************************
fprintf(file,"
                   TOTAL FOR CACHE\n");
fprintf(file,"
                       Inst %12lu ", total.instcnt);
fprintf(file,"Miss %12lu ", total.instmisscnt);
if (total.instcnt != 0)
  fprintf(file,"Perc %.6lf", 100.0 * total.instmisscnt /
```

```
total.instcnt);
  fprintf(file,"\n
                   Data %12lu ", total.readcnt +
                                          total.writcnt);
  fprintf(file,"Miss %12lu ", total.readmisscnt + total.writmisscnt);
  if ((total.readcnt + total.writcnt) != 0)
    fprintf(file,"Perc %.6lf", 100.0 *
                               (total.readmisscnt + total.writmisscnt)/
                               (total.readcnt + total.writcnt));
  fprintf(file,"\n
                           read %12lu ", total.readcnt);
  fprintf(file,"Miss %12lu ", total.readmisscnt);
  if (total.readcnt != 0)
    fprintf(file,"Perc %.6lf", 100.0 * total.readmisscnt /
                                       total.readcnt);
  fprintf(file,"\n
                           writ %12lu ", total.writcnt);
  fprintf(file,"Miss %12lu ", total.writmisscnt);
  if (total.writcnt != 0)
    fprintf(file,"Perc %.61f", 100.0 * total.writmisscnt /
                                       total.writcnt);
 fprintf(file,"\n
                          TOTAL %12lu ", total.instcnt +
                                          total.readcnt +
                                          total.writcnt);
  fprintf(file,"Miss %12lu ", total.instmisscnt +
                              total.readmisscnt +
                              total.writmisscnt);
  if ((total.instcnt + total.readcnt + total.writcnt) != 0)
    fprintf(file, "Perc %.6lf", 100.0 * (total.instmisscnt +
                                        total.readmisscnt +
                                        total.writmisscnt) /
                                       (total.instcnt +
                                        total.readcnt +
                                        total.writcnt));
 fprintf(file,"\n");
 fprintf(file,"\f");
 }
fclose(file);
/* IF LAST PROCESS, SHUT DOWN SIMULATION */
psatom->count--;
if (psatom->count == 0)
 psatom->numcaches = 0;
 psatom->numtasks = 0;
 }
return;
```

B Tables of Simulation Results

Key to data tables:

Miss Data

- Inst = instruction fetch misses
- Read = data read misses
- Write = data write misses
- Data = total data read and write misses
- Total = total misses
- % = miss rate

Interference Data (Int(#))

- Process 0 is the kernel, except for simulations with the context switch model where process 0 is the test program.
- Additional process' numbers are shown in the same order as the tables.
- The extra process is for cases where invalid data is overwritten (at simulation start).

B.1 Compress Alone

Compress data: Table 6

B.2 GCC Alone

GCC data: Table 7

B.3 Espresso Alone

Espresso data: Table 8

B.4 Alvinn Alone

Alvinn data: Table 9

B.5 Compress w/ Operating System

Compress data: Table 10
Operating System data: Table 11
Combined data: Table 12

B.6 GCC w/ Operating System

GCC data: Table 13
Operating System data: Table 14
Combined data: Table 15

B.7	Espresso w/ Operating System		
	Espresso data:	Table 16	
	Operating System data:	Table 17	
	Combined data:	Table 18	
B.8	Alvinn w/ Operating System		
	Alvinn data:	Table 19	
	Operating System data:	Table 20	
	Combined data:	Table 21	
B.9	Compress and GCC w/ Operating	g System	
	Compress data:	Table 22	
	GCC data:	Table 23	
	Operating System data:	Table 24	
	Combined data:	Table 25	
B.10	Compress and Espresso w/ Open	rating System	
	Compress data:	Table 26	
	Espresso data:	Table 27	
	Operating System data:	Table 28	
	Combined data:	Table 29	
B.11	GCC and Espresso w/ Operating	g System	
	GCC data:	Table 30	
	Espresso data:	Table 31	
	Operating System data:	Table 32	
	Combined data:	Table 33	
B.12	Compress w/ Model, n=1		
	Compress data:	Table 34	
B.13	GCC w/ Model, n=1		
	GCC data:	Table 35	
B.14	Espresso w/ Model, n=1		
	Espresso data:	Table 36	
B.15	Alvinn w/ Model, n=1		
	Alvinn data:	Table 37	
B.16	Compress w/ Model, n=2		
	Compress data:	Table 38	
B.17	GCC w/ Model, n=2		
	GCC data:	Table 39	

B.18 Espresso w/ Model, n=2

Espresso data:

Table 40

Table 6: Compress Alone

Reference Statistics	cs:												
Total Instruction References	eferences	87045943											
Data Reads		22412017											
Data writes		8521660											
Total Data References	ıces	30933677											
Total References		117979620											
Miss Statistics:													
Cache Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0 548488		3969460 17.7113	17.7113	78951	0.9265	4048411	13.0874	4596899	3.8964	4596771	128		
1 135306	306 0.1554	3576626 15.9585	15.9585	47558	0.5581	3624184	11.7160	3759490	3.1866	3759234	256		
	64726 0.0744	3247221 14.4887	14.4887	39424	0.4626	3286645	10.6248	3351371	2.8406	3350859	512		
e E	9242 0.0106	2929900	13.0729	18561	0.2178	2948461	9.5316	2957703	2.5070	2957191	512		
4 1506638	538 1.7309	4424039 19.7396	19.7396	195294	2.2917	4619333	14.9330	6125971	5.1924	6125720	251		
5 13	1328 0.0015	3985445 17.7826	17.7826	98415	1.1549	4083860	13.2020	4085188	3.4626	4084932	256		
		3858349 17.2155	17.2155	78860	0.9254	3937209	12.7279	3937726	3.3376	3937470	256		
1004		4740845 21.1531	21.1531	264522	3.1041	5005367	16.1810	6009947	5.0941	6009820	127		
		4337294	19.3525	129378	1.5182	4466672	14.4395	4467596	3.7868	4467468	128		
		4027651 17.9709	17.9709	75480	0.8857	4103131	13.2643	4103499	3.4781	4103371	128		
100		5615207		318116	3.7330		19.1808	6937722	5.8804	6937658	2		
•		4994496	22.2849	177969	2.0884	5172465	16.7211	5173629	4.3852	5173565	64		
12	369 0.0004	4355536	19,4339	114656	1.3455	4470192	14.4509	4470561	3.7893	4470497	28		
	933 0.0011	3953631 17,6407	17.6407	134243	1.5753	4087874	13.2150	4088807	3,4657	4088330	477		
	665 0.0008	3659598 16,3287	16,3287	77320	0.9073	3736918	12.0804	3737583	3.1680	3737090	493		
	431 0.0005	3596518 16.0473	16.0473	70934	0.8324	3667452	11.8559	3667883	3,1089	3667374	209		
	752 0.0009	4174166 18.6247	18.6247	153044	1.7959	4327210	13.9887	4327962	3.6684	4327716	246		
		3784252 16.8849	16.8849	60460	0.7095	3844712	12.4289	3845250	3.2592	3844999	251		
		3714918 16.5756	16.5756	43175	0.5067		12.1489	3758374	3.1856	3758118	256		
		4503993	20.0963	181579	2.1308		15.1472	4686080	3.9719	4685953	127		
70		4025134	17.9597	75802	0.8895	4100936	13.2572	4101398	3.4764	4101271	127		
	175 0.0002	3897335 17,3895	17.3895	43030	0.5049	3940365	12.7381	3940540	3.3400	3940412	128		
	655 0.0008	3593087 16.0320	16.0320	99735	1.1704	3692822 11.9379	11.9379	3693477	3.1306	3692647	830		
		3392960 15.1390	15.1390	71452	0.8385	3464412 11.1995	11.1995	3464831	2.9368	2463962	869		
		3352182 14.9571	14.9571	69680	0.8177	3421862	11.0619	3422282	2.9007	3421402	880		
	500 0.0006	3753498 16.7477	16.7477	90768	1.0651	3844266	12.4274	3844766	3.2588	3844329	437		
		3505179 15.6397	15.6397	41908	0.4918	3547087 11.4667	11.4667	3547350	3.0067	3546889	461		
		3459600 15.4364	15.4364	36153	0.4242	3495753 11.3008	11.3008	3496017	2.9632	3495549	468		
	283 0.0003	3994077	17.8211	93747	1.1001	4087824 13,2148	13.2148	4088107	3.4651	4087878	525		
	160 0.0002	3635400	16.2208	34495	0.4048	3669895	11.8638	3670055	3.1108	3669814	241		
	164 0.0002	3572923	15.9420	22919	0.2689	3595842	11.6244	3596006	3.0480	3595762	244		
	499 0.0006	3336377	14.8866	63903	0.7499	3400280 10.9922	10.9922	3400779	2.8825	3400013	992		
32	262 0.0003	3200179	14.2789	36587	0.4293	3236766 10.4636	10.4636	3237028	2.7437	3236258	770		
	262 0.0003	3163806	14.1166	34970	0.4104	3198776	10.3408	3199038	2.7115	3198264	774		
	279 0.0003	3479719 15.5261	15.5261	57598	0.6759	3537317	11.4352	3537596	2.9985	3537189	407		
	157 0.0002	3319045	14.8092	21947	0.2575	3340992 10.8005	10.8005	3341149	2.8320	3340740	409		
36	157 0.0002		3276713 14.6203	18121	0.2126	3294834 10.6513	10.6513	3294991	2.7928	3294578	413		
	218 0.0003		3642992 16.2546	80614	0.9460	3723606 12.0374	12.0374	3723824	3.1563	3723606	218		
38	96 0.0001	3431770	3431770 15.3122	23850	0.2799	3455620 11.1711	11.1711	3455716	2.9291	3455496	220		
39	96 0.0001	3376695	3376695 15.0664	13679	0.1605	3390374 10.9601	10.9601	3390470	2.8738	3390247	223		

Table 7: GCC Alone

% Dala % Total % Init(1) Init(1) % Wrile % Dala % Total % Init(1) Init(1) 4.57.02 6.25965 2.28.06 5.22.0036 4.2154 6.0867 7.7823 1.0867 7.7823 1.0867 7.7822 1.0867 7.7822 1.0867 7.7822 1.0867 7.7822 1.0867 7.7823 1.0867 7.7822 1.0867 7	Reference	Reference Statistics:													
18074844 18074849 1807489	Total Instr	uction Refer	ences	160240141											
1,00,444 1,00,444 1,00,444 1,00,444 1,00,444 1,00,444 1,00,444 1,00,444 1,00,444 1,00,444 1,00,444 1,00,444 1,00,444 1,00,444 1,00,444 1,0,0,4	Data Reac	S		50197329											
% Read % Init(0) 2265/12/13 % Write % Init(0) 2265/12/14 % Write % Init(0) 2267/12/14 % Write % Init(0) 2267/12/14 % Write % Init(0) 2267/14/24 1872/14 872/04 7.214 682/04 7.254 2267/14/24 1872/04 872/04 7.214 682/04 7.214 682/04 2268/14/24 2264/10 17.24 1872/04 9.224 1.012 1.012/04 9.224/04 1.012/04 9.224/04 1.012/04 9.224/04 1.012/04 9.224/04 1.012/04 9.224/04 1.012/04 9.224/04 1.012/04 9.224/04 1.012/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04 9.024/04	Data write	S		19074844											
% Read % Write % Date % Ini(0) Ini(1) 29 2.86 Read % Write % Date % Ini(0) Ini(1) 29 2.1640 2.264130 4.702 6.2866 3.2616 2.264130 4.702 6.2866 3.2616 2.264130 4.702 6.2866 3.2616 2.264130 4.702 6.2866 3.2616 2.264130 4.702 6.28613 3.2616 6.26413 1.3677 2.7622 6.8871 1.7877 2.7622 6.8871 1.7877 2.7622 6.8871 1.7877 2.7622 6.8871 1.7877 2.7622 6.8871 1.7877 2.7622 6.8892 6.8972 1.7877 6.8872 1.7877 2.7872 6.8872 1.7877 2.7872 6.8892 6.8982 6.8982 6.8982 6.8982 6.8982 6.8982 6.8982 6.8982 6.8982 6.8982 6.8982 6.8982 6.8982 6.8982 6.8982 6.8982	Total Data	References		69272173											
9.6 Read % WHIP % Delta % Init(0) 9.7828 1546 20909443 7.7086 1124204 68936 68236 1124204 68936 68236 112420 68236 112420 68236 112420 68236 112420 68236 112420 68236 112420 68236 112420 68236 112420 68236 112420 112420 68236 112420 68236 112420 68236 112420 68236 112420 68236 112420 68236 112420 68236 112420 112420 68236 112420 68220 112420 68236 112420 12242 112420 68236 112420 112420 12242 112420 12242 112420 12242 112420 12242 12242 12242 12242 12242 12242 12242 12242 12242 12242 122420 12242 12242 12242 12242 122420 12242 122420 12242 12242	Total Refe	rences		229512314											
Figs. 1, 5% Find %% Wirlie %% Did %% Total %% Total %% Total %% Total %% Total %% Total %% Find %% Find %% Find %% Find %% Find Find	Miss Stati	stlcs:													
6584778 558 558478 558478 558486 124204 124204 2257095 41516 589276 165210 105651 105	Cache	Inst	%	Read		Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
9457262 5140 224400 4,570 625665 67400 4,570 684010 6,570 682666 622000 622000 62200	0	5634791	3.5165	3899643		1124204	5.8936	5023847	7.2523	10658638	4.6440	10658510	128	/=/	(S)
1816.088 1.187 1.18978 2.2891 2.28406 1.5229 1.4861 3.0866 14071454 6.4789 3.304316 3.89418	-	3467582	2.1640	2294130		625965	3.2816	2920095	4.2154	6387677	2.7832	6387421	256		
69472 (19455) 570009 1.097 (19520) 0.4800 (1967) </th <th>2</th> <th>1812638</th> <th>1.1312</th> <th>1199783</th> <th>_</th> <th>292406</th> <th>1.5329</th> <th>1492189</th> <th>2.1541</th> <th>3304827</th> <th>1.4399</th> <th>3304315</th> <th>512</th> <th></th> <th></th>	2	1812638	1.1312	1199783	_	292406	1.5329	1492189	2.1541	3304827	1.4399	3304315	512		
7852154 49822 5089722 10.0376 1850587 8.7017 6618319 9.986 14871454 6.4766 14671186 6.4766 12440342 105204080 5.6756 3014030 5.6303 11380222 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 11380342 4.9624 4.9	တ်	698472	0.4359	570583		93526	0.4903	664109	0.9587	1362581	0.5937	1362069	512		
7059826 4,7480 2384000 6,7416 1246657 6,5856 4,69073 6,6846 12240399 6,3333 12240343 705980 3,7280 5,900.64 3,7280 5,600.64 3,7280 5,600.64 3,7280 5,600.64 3,7280 5,600.64 3,7280 5,600.64 3,7280 5,600.64 3,7280 5,600.64 3,7280 5,600.64 3,7280 5,600.64 3,600.64 <th>4</th> <th>7952135</th> <th>4.9626</th> <th>5068732</th> <th></th> <th>1850587</th> <th>9.7017</th> <th>6919319</th> <th>98866</th> <th>14871454</th> <th>6.4796</th> <th>14871198</th> <th>256</th> <th></th> <th></th>	4	7952135	4.9626	5068732		1850587	9.7017	6919319	98866	14871454	6.4796	14871198	256		
6901162 266407 1082586 59675 394000 5650 11386252 4 644 1138636 11386374 1368986 15844 11386374 158687 15846 168867 168867 384040 5680 15846 168867 384040 5680 168867 56228 385280 168867 <th>2</th> <th>7609862</th> <th>4.7490</th> <th>3384080</th> <th></th> <th>1246657</th> <th>6.5356</th> <th>4630737</th> <th>6.6848</th> <th>12240599</th> <th>5.3333</th> <th>12240343</th> <th>256</th> <th></th> <th></th>	2	7609862	4.7490	3384080		1246657	6.5356	4630737	6.6848	12240599	5.3333	12240343	256		
5626266 37620 379009 15546 16546 105669 55722 74076260 105569 57272 74076260 105569 57272 74076260 1055400 564034 13458747 5705600 36560 376609 37660 376609 17491 61038734 4614112 42007 940394 4487522 2,8005 6863193 137123 137123 14704 8.7841 855432 12347 13042395 42821 910321 14704 9744 14704 9	9	7475162	4.6650	2831492		1082598	5.6755	3914090	5.6503	11389252	4.9624	11388996	256		
5025208 3.65269 3.65269 3.65269 4.66289 6.87269 6.8060 4.66289 4.66289 6.8026 6.8060 4.6169 <th< th=""><th>7</th><th>5980164</th><th>3.7320</th><th></th><th></th><th>1688672</th><th>8.8529</th><th>7478711</th><th>10.7961</th><th>13458875</th><th>5.8641</th><th>13458747</th><th>128</th><th></th><th></th></th<>	7	5980164	3.7320			1688672	8.8529	7478711	10.7961	13458875	5.8641	13458747	128		
5/06809 3,560 B 3,70400 6,1286 6,1286 6,1286 6,1286 6,1280 3,85300 6,1280 3,85300 3,8500 B 3,70400 3,70410 3,7	8	5825266	3.6353			1005669	5.2722	4766268	6.8805	10591534	4.6148	10591406	128		
4445422 2.600.6 68841093 3.712.3 16.7140 8.764.1 6.554803 12.249 6.604304 5.6827 1304234 4.26569 2.7869 2.6661 3.488221 6.9312 4.7876 6.39644 4.7807 5.98644 4.2621 9.7834 4.275384 2.6661 3463294 6.9362 7.4770 4.0768 6.2464 4.78085 6.281 9.617432 4.73839 2.9669 3.2866 3.6241 1.91492 6.2464 4.78085 6.281 4.17722 4.73839 2.9169 1.976439 3.9373 7.7747 4.0768 6.68260 2.866266 6.82600 4.73840 2.8674 3.86741 1.91492 6.8264 4.85660 2.86769 6.86260 2.86766 6.86260	6	5705809	3.5608			858898	4.5028	3935303	5.6809	9641112	4.2007	9640984	128		
435555 2 27689 4482221 8 8912 913221 4 7876 5386442 77902 9761996 422574 436955 6 2810 961944 47503 9764 450956 6280488 7754 961944 47503 9765 628048 97764 9764	9	4487462	- 1			1671740	8.7641	8554933	12.3497	13042395	5.6827	13042331	28		
4273634 2 6661 348284 6 8392 745730 3 8096 4229024 6 1049 6504368 3.7054 6 50438 3.7054 6 50438 3.7054 4 80438 3.7054 4 80438 3.7054 3.7054 3.7054 3.7054 3.7054 3.7054 3.7054 3.7054 3.7054 3.2057 3.77475 4 7058 2.75804 6.26021 2.6402 2.2485 6.536503 4737242 2.7782 1.6278 2.77807 4.0365 2.7884 2.6678 2.7885 6.540021 2.6485 6.53600 3677289 2.5310 2.818122 4.4465 5.9828 1.012 2.77307 6.54062 2.4759 6.64027 3601147 2.2473 1.68182 2.8262 2.4759 6.64062 2.4759 6.64062 3601147 2.2473 1.68182 3.2620 4.4385 2.8274 2.68173 3.260 4.61618 3.6262 2.4759 6.66226 3.6456 6.66226 3.6262 2.4759 8.681714	=	4385553	1	4483221	- [913221	4.7876	5396442	7.7902	9781995	4.2621	9781931	8		
4672669 9 3.2669 156946s 6 2941 1191492 6 2464 4350656 6 2810 9617944 4.1906 9617432 4672689 2 29169 177242 1197428 2 77247 127743 1279 657369 3755 74743 3285 74743 3285 374743 3286 374743 3286 374743 3286 374743 3286 374743 3286 374743 3286 3748 67390 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 678266 3286 3760 4786 3760 678266 3286 3760 4786 3760 4786 3760 678266 3286 3760 4786 3760 4786 3760 4786 3760 4786 3760 4786 3760 4786 3760 4786 3760 4786 3760 4786 3760 4786 3760 4786 3760 4786 3760 <td>12</td> <td>4275364</td> <td>2.6681</td> <td>3483294</td> <td>1</td> <td>745730</td> <td>3.9095</td> <td>4229024</td> <td>6.1049</td> <td>8504388</td> <td>3.7054</td> <td>8504324</td> <td>8</td> <td></td> <td></td>	12	4275364	2.6681	3483294	1	745730	3.9095	4229024	6.1049	8504388	3.7054	8504324	8		
4672829 2.9168 1976429 3.9373 777476 4.0756 275304 3.9756 7427443 3.2863 7427231 4173269 2.7289 2.7282 3.0445 6.98520 3.3474 2.1879 6.680021 2.8495 6.535609 417324 2.5244 1.628258 3.0446 6.98620 4.68249 6.7206 8.68622 2.4956 6.535609 3767259 2.3510 2.181824 4.3466 5.91549 3.1012 2.773373 4.0036 6.640632 2.8496 6.503609 3255276 2.0127 4.211466 6.3889 1.02262 2.8274 2.69479 2.64677 2.24756 5.862759 2.26726 2.7569 4.6461616 2.86726 2.7569 5.864724 2.8686 6.40671 2.8686 6.40671 2.8686 6.40671 2.8686 6.40671 2.8686 6.40671 2.8686 6.40671 2.8686 6.40671 2.8686 6.40671 2.8686 6.40671 2.8686 2.4756 2.868726 <	13	5266989	3.2869	3159463	1	1191492	6.2464	4350955	6.2810	9617944	4.1906	9617432	512		
437242 2.7229 1528259 3.0445 6.3852 3.344 2166779 3.1279 6540021 2.8496 6539509 414016 2.6674 3.582421 7.1404 1683878 5.6828 4.686249 6.7390 670226 2.8496 6540020 376726 2.3510 2.181624 4.3465 5.91540 4.0365 2.4498 654022 2.8496 654022 2.8496 654022 2.8498 654026 2.4769 654022 2.8496 654022 2.8496 654022 2.84920 8.7410 2.7769 8.64174 3.6668 8.6668 3.2262 2.26279 4.2769 8.64174 3.6668 3.6671 3.7763 2.8417 2.7769 8.64174 3.6671 6.6668 3.6671 1.7629 2.6668 3.6671 3.7763 3.6678 3.6761 3.7763 3.6761 3.6678 3.6761 3.6678 3.6761 3.6662 3.6662 3.6662 3.6662 3.6662 3.6662 3.6662 3.2769 3.6662	14	4673839	2.9168	1976429	- 1	777475	4.0759	2753904	3.9755	7427743	3.2363	7427231	512		
4114016 2.5674 3584271 7.1404 1083978 5.6828 6.730 672265 3.6265 67206 3767259 2.3510 2181824 4.3465 55149 6.640376 6540632 2.4498 6540376 3061147 2.2473 2.0807 5.68265 2.4758 6.640376 6.6240376 3061147 4.241466 8.3898 1025058 5.3734 5.0949 6.640376 6.640376 3021710 1.8867 2.441200 4.8791 5.13529 2.692729 4.2769 5984391 5.692266 2024040 1.8407 1.86678 1.66280 2.3734 2.82720 4.2769 5984391 1.66280 2.256218 1.4560 1.66480 3.6734 1.6366 2.82700 2.2761 5.2761 5.86878 2.256218 1.4560 1.66480 3.6781 1.6782 3.658 1.6688 3.829144 1.4767 2.26418 1.66480 3.7033 1.6886 2.8272 3.552 5	15	4373242	2.7292	1528259		638520	3.3474	2166779	3.1279	6540021	2.8495	6239509	512		
3767259 2.3510 2181024 4.3465 591549 31012 277373 4.0036 6540632 2.8498 6540376 3801147 2.2473 163726 4.3952 2.374 2.0146 566256 2.4759 566256 32021710 1.8667 2.49200 4.8791 513529 2.6927 3.2730 566256 2.4769 566256 3021710 1.8667 2.449200 4.8791 616452 2.6927 2.2769 622168 2.4769 566256 2954404 1.8437 1916446 3.6186 3.6222 5.26728 2.2769 5.22168 2.2751 5.21664 2.2751 5.2761 5.2681 5.2761	16	4114016	2.5674	3584271		1083978	5.6828	4668249	6.7390	8782265	3.8265	8782009	256		
3601147 2.2473 1637423 3.2620 443952 2.3274 2.001375 3.0046 5682522 2.4759 5682266 3225255 2.0127 4211466 8.3898 1025053 5.3736 523653 4.2769 5684311 3684311 3021710 1.88677 2449204 3.8781 618452 2.32780 4.2769 5684439 2.6075 5984311 225444 1.8467 1.916494 3.8181 618452 2.3216 4.2769 5682166 5221664 2.2751 5221664 2.2751 528687 2.2761 55868247 2.5668 8461616 1.2751 1.2751 1.2751 1.2752 5686247 2.5668 382164 1.8762 5686247 2.5668 382164 1.2751 1.2868 382164 1.2751 1.2868 382164 1.2751 1.2868 382164 1.2751 1.2868 382164 1.2751 1.2868 382164 1.2751 1.2868 382164 1.2751 382164 1.2751 382164	17	3767259	2.3510	2181824		591549	3.1012	2773373	4.0036	6540632	2.8498	6540376	256		
2225225 2.0127 4211466 8.3899 1025053 5.3738 5.296519 7.5593 6461744 3.6869 6461616 3027171 1.8867 2449200 4.8791 513529 2.69272 2267209 5201643 2.6075 594311 3027170 1.8867 2449200 4.8791 513529 2.69272 2352644 2.6075 594311 305512 2.1263 1946283 3.6781 614452 3.2318 2.267235 5668247 2.5568 5667223 2235318 1.4860 1.891798 1.6894 370338 1.9415 1.7628 3049042 1.3265 3048018 1.7628 3048018 1.7628 3048018 1.7628 3048018 1.7628 3048018 1.7628 3048018 1.7628 3048018 1.7628 3048018 1.7628 3048018 1.7628 3048018 1.7628 3048018 1.7628 3048018 1.7628 3048018 1.7628 3048018 1.7628 3048018 1.7628 3048018 <td>18</td> <td>3601147</td> <td>2.2473</td> <td>1637423</td> <td>\square</td> <td>443952</td> <td>2.3274</td> <td>2081375</td> <td>3.0046</td> <td>5682522</td> <td>2.4759</td> <td>5682266</td> <td>256</td> <td></td> <td></td>	18	3601147	2.2473	1637423	\square	443952	2.3274	2081375	3.0046	5682522	2.4759	5682266	256		
3021710 1.8867 2449200 4,8791 513529 2.6922 2.962729 4,2769 598439 2.6075 5984311 2954404 1.8437 1916946 3.8188 356324 1,8366 2267280 32730 5221684 2.755 522156 522156 5221664 2.755 522156 522156 522166 5867223 1 2306318 1.6469 3.6781 6.649 3.70338 1.9415 2.1565 1.868 3829154 1 2306518 1.1407 860798 1.6449 3.70338 1.9415 1.2457 4.11736 1.7685 5168831 1.2521 5168319 1.2522 5168319 1.2522 5168319 1.2522 5168319 1.2522 5168319 1.2522 5168319 1.2522 5168319 1.2400 2.96286 1.2322 2.040042 1.2568 1.4004 3.5528 1.4004 3.05289 1.4404 1.5242 1.66808 1.56286 1.4004 3.52896 1.2326 1.4004 3.048	19	3225225	2.0127	4211466	_	1025053	5.3738	5236519	7.5593	8461744	3.6868	8461616	128		
2954404 1.8437 1916946 3.8188 350334 1.8366 2267280 3.2730 5221664 2.2751 5221566 5867223 1 23405512 2.1253 1946283 3.6781 616452 3.2316 2462735 3.5552 5868247 2.5566 5867223 1 2305512 2.1253 1.6049 370338 1.9415 1.2156 3830178 1.6688 3829154 1 2707757 1.6898 1.940160 3.8800 511914 2.6857 2461074 3.5528 5168891 1.3265 3048018 1.561891 1.3265 3048018 1.5400 305486 1.5282 5168891 1.4044 305486 1.5282 5168891 1.4044 305486 1.5286 1.56107 1.5688 1.56881 1.5404 305486 1.56881 1.5404 305486 1.56883 1.5404 305486 1.56883 1.5404 305686 1.16883 1.56887 1.56883 1.56887 1.56883 1.5404 305688 1	50	3021710	1.8857	2449200		513529	2.6922	2962729	4.2769	5984439	2.6075	5984311	128		
3405512 2.1253 1846280 3.6781 614945 3.2318 2.46273 5.552 5.668247 2.566 5.66723 1 2336318 1.4880 1.082124 2.1857 411736 2.1685 1493660 2.1565 3830178 1.6688 3829154 1 2207757 1.6898 1.6949 3.7038 1.9415 2.6873 2.1660 3.6509 1.4044 3.046018 1 2707757 1.6898 1.949160 3.8830 5.1460 2.90744 1.5242 1.66803 1.5614 3.046018 1 1.608192 1.0036 809191 1.6120 2.26966 1.2372 1.64417 1.5088 2.65369 1.4404 3.05598 1.4404 3.05598 1.4404 3.05598 1.4404 3.05598 1.4404 3.05598 1.4404 3.05598 1.4404 3.05598 1.4404 3.05598 1.4647 1.6242 2.4827 2.68458 3.05491 1.1404 3.05588 1.04059 1.1504 3.05598 <td>21</td> <td>2954404</td> <td>1.8437</td> <td>1916946</td> <td></td> <td>350334</td> <td>1.8366</td> <td>2267280</td> <td>3.2730</td> <td>5221684</td> <td>2.2751</td> <td>5221556</td> <td>128</td> <td></td> <td></td>	21	2954404	1.8437	1916946		350334	1.8366	2267280	3.2730	5221684	2.2751	5221556	128		
2336316 1.4560 1002124 2.1557 411736 2.1565 1493860 2.1565 3830178 1.6688 3829154 1 1827306 1.1407 860784 1.6449 370338 1.9415 1221136 1.7628 5168831 2.2521 5168319 1827305 1.6894 194160 290744 1.5683 2461074 3.5528 5168831 2.2521 5168319 1827305 1.60812 2.1460 230784 1.5242 136803 1.9748 3305388 1.4404 3305486 160812 1.0036 609191 1.6120 235986 1.2372 204518 310249 1.3518 3102243 160812 1.0423 1.202397 2.29876 1.2051 143273 2.0676 3102499 1.3518 3102243 160812 1.0423 1.202397 2.29876 1.2051 1432273 2.0676 3102499 1.3511 4647811 1 1608280 0.9338 1.67447 4.7686 <	22	3405512	[1846283		616452	3.2318	2462735	3.5552	5868247	2.5568	5867223	1024		
127906 1.1407 860788 1.6949 370336 1.9415 1.7628 3049042 1.3285 3048018 1.6949 370336 1.9416 1.5242 1.7628 5168831 2.2521 516819 2707757 1.6898 1949160 3.8830 511914 2.6837 2461074 3.5528 5168831 2.2521 516819 1608192 1.0004 1077259 2.1460 2.35986 1.2372 104517 1.5088 2652857 2.61074 2163494 1.3502 2.211021 4.0477 4.73562 2.4827 2.684583 3.8754 4.847811 2.66582 1670226 1.0423 1.6120 2.3953 2.28966 1.2072 2.66458 1.6567 2.1123 4.847811 1.6668 1.6668 1.010548 1.4588 2.50895 1.1561 2.665867 1.6667 1.6668 1.6668 1.6668 1.6668 1.6668 1.6668 1.6668 1.6668 1.6668 1.101616 0.4607 1.10054 1.6688	23	2336318		1082124		411736	2.1585	1493860	2.1565	3830178	1.6688	3829154	1024		
2707755 1.6896 1949160 3.8630 511914 2.6837 2461074 3.5528 5168831 2.2521 5168319 1937395 1.2094 1077259 2.1460 2.90744 1.5242 1366003 1.9748 3305998 1.4404 3305486 2163494 1.0002 2.211021 4.4047 4.73562 2.4827 2.684583 3.8754 4848067 1.1541 2652857 2163494 1.0023 2.211021 4.4047 4.73562 2.4827 2.684583 3.8754 48407811 2.662857 1670226 1.0423 1.202397 2.28966 1.010548 1.4686 2.0676 2.102499 1.5618 2.0676 2.102499 1.5618 2.0676 2.0676 1.0923 2.506672 2.0676 2.0676 1.10343 2.0676 1.0923 2.506672 1.06672 1.10410 0.0923 2.0676 1.00243 0.05243 1.06792 1.10410 0.0623 1.10410 0.0626 1.10410 0.0626 1.10410 <t< td=""><td>24</td><td>1827906</td><td></td><td>850798</td><td> </td><td>370338</td><td>1.9415</td><td>1221136</td><td>1.7628</td><td>3049042</td><td>1.3285</td><td>3048018</td><td>1024</td><td></td><td></td></t<>	24	1827906		850798		370338	1.9415	1221136	1.7628	3049042	1.3285	3048018	1024		
1837995 1.2094 1077259 2.1460 290744 1.5242 1368003 1.9748 3305998 1.4404 3305486 1608192 1.0036 809191 1.6120 235866 1.2372 104517 1.5088 2653369 1.1561 2652857 1608192 1.0036 809191 1.6120 4.73862 2.4827 2684583 3.8754 4840607 2.1123 4847811 1670226 1.0423 2.3052 2.28976 1.2051 1.4568 1.302499 1.3518 3102243 1496380 0.9338 839524 1.6724 1.71024 0.8966 10.04089 2.0676 1.0243 2.24134 1 957751 0.897 1.6724 1.71026 0.6156 604084 0.8720 1.56183 0.6807 1.6680 1.6680 1.104161 0.4807 1.6680 1.104161 0.4807 1.6580 1.104161 0.4807 1.6680 1.104161 0.4807 1.6680 1.104161 0.4807 1.6680 1.1	25	2707757	1.6898	1949160	[511914	2.6837	2461074	3.5528	5168831	2.2521	5168319	512		
1608122 1.0036 609191 1.6120 23596 1.2372 1045177 1.5088 265369 1.1561 2652857 2163484 1.3502 2211021 4.4047 473562 2.4827 2684583 3.8754 484067 2.1123 4847811 166726 1.0403 1.202397 2.3953 2.29876 1.2051 1.4568 2.60676 2.1123 4847811 146726 1.0023 2.2997 1.2086 1.01054 1.4568 2.60672 2.66682 1.0523 2.506672 1333373 0.6321 1.0105603 2.2105 2.99386 1.5668 1.01054 1.4568 2.60667 1.1046 2.41147 1.6568 1.101616 0.6805 1.66681 1.100592 1.56681 1.100592 1.56681 1.01616 0.4800 1.100592 1.100592 1.100592 1.100592 1.100592 1.100592 1.100592 1.100592 1.100592 1.100592 1.100592 1.100592 1.100592 1.100592 1.100592 1.100592 <td>56</td> <td>1937995</td> <td>1.2094</td> <td>1077259</td> <td></td> <td>290744</td> <td>1.5242</td> <td>1368003</td> <td>1.9748</td> <td>3305998</td> <td>1.4404</td> <td>3305486</td> <td>512</td> <td></td> <td></td>	56	1937995	1.2094	1077259		290744	1.5242	1368003	1.9748	3305998	1.4404	3305486	512		
2 163484 1.3502 2211021 4.4447 473562 2.4827 2684583 3.8754 4848067 2.1123 4847811 1 670226 1.00236 1.202397 2.29676 1.2051 1.4588 2.50678 1.0523 2.506672 1 438373 0.8321 1.6724 1.71024 0.8966 1.010548 1.62831 1.0523 2.506672 957751 0.8371 1.6903 2.2105 2.99396 1.010548 2.741347 1.1049 2.741347 957751 0.697 1.7426 0.6156 604084 0.8720 1.56681 1.10499 2.741347 1064756 0.4028 373960 0.7450 82256 0.4312 456216 0.6586 1.10416 0.4800 1.106692 1.56691 1 1064756 0.6445 0.4028 2.75805 1.4658 0.4837 2.861 1.10349 2.57859 1.106692 1.10766 1.10766 1.10766 1.10766 1.10766 1.10766 1.10766 1.10766	27	1608192	1.0036	809191	- 1	235986	1.2372	1045177	1.5088	2653369	1.1561	2652857	512		
1670226 1.0423 1.202397 2.3953 2.29876 1.2051 1452273 2.0676 3102499 1.3518 3102243 1496380 0.9338 8939524 1.6724 171024 0.8966 1010548 1.4568 2506926 1.0923 2506672 1333373 0.8221 1.09603 2.2105 2.99396 1.5696 140899 2.0340 2742371 1.1949 2741347 1 957371 0.4028 37396 0.7450 0.2656 0.4102 4.56216 0.6566 110616 0.4800 1100692 1 1064758 0.6645 1224739 2.4586 2.7960 1.4624 1.1676 0.6001 1.17686 1.10669 573265 0.3576 1.6586 1.4657 6.414 2.1661 2.57102 1.1758 2.7866 789890 0.4929 495222 0.9866 92266 1.4657 6.874 2.1661 1.1758 2.69650 1 573265 0.3576 1.6586	28	2163484	1.3502	2211021	1	473562	2.4827	2684583	3.8754	4848067	2.1123	4847811	256		
1496380 0.9338 839524 1.6724 171024 0.8966 1010548 1.4568 2606928 1.0923 2506672 1333373 0.8221 1109603 2.2105 2.99395 1.5696 1408998 2.0340 2742371 1.1949 2741347 1 957751 0.6287 486658 0.9695 117426 0.6156 604084 0.8720 1561835 0.6805 1560811 1 4057751 0.6287 1234739 2.4588 2.7866 0.4312 4.65216 0.6566 1101616 0.4800 1100592 1 789890 0.4829 495222 0.9866 9.786 1.4658 1541434 2.1861 25781902 1.1737 257869 573265 0.3878 80237 60173 0.3155 410514 0.5926 983779 0.6001 137686 573265 0.3868 9277 311513 1.6331 160622 2.69653 1.1758 2696274 663995 0.4444	53	1670226	1.0423	1202397		229876	1.2051	1432273	2.0676	3102499	1.3518	3102243	256		
133373 0.8221 1109603 2.2105 299396 1.6596 140899 2.0340 2742371 1.1949 2741347 1 957751 0.5877 466658 0.9665 117426 0.6156 604084 0.870 1561835 0.6805 1560811 1 645700 0.4028 373960 0.7450 82256 0.4312 456216 0.6566 1101616 0.4800 100592 1 789890 0.4829 4522730 2.4596 9.7456 1.4658 151434 2.1861 257810 1.37686 1 573265 0.3578 360341 0.6979 60173 0.315 41051 0.5481 137866 0.6001 137686 663995 0.4444 58581 1.6679 60173 0.315 41051 0.5895 0.9486 380377 0.4286 380377 0.4286 380377 0.4286 380367 0.6695 110676 0.6965 110676 0.6001 137886 0.6001 13788	30	:496380	0.9338	839524		171024	0.8966	1010548	1.4588	2506928	1.0923	2506672	256		
957751 0.5977 466656 0.9695 117426 0.6156 604084 0.8720 1561835 0.6805 1560811 1 645400 0.4028 373960 0.7450 82256 0.4312 456216 0.6566 1101616 0.4800 1100592 1 709436 0.4629 1.234739 2.4598 2.4598 2.4598 0.4837 58749 0.8481 137786 0.6001 1376868 573265 0.3578 360341 0.6979 60173 0.315 46622 2.6074 2.69659 1778 0.4286 2.698274 692309 0.5569 1494708 2.9777 311513 1.6331 1806221 2.6949 1332387 0.5805 1778 2.698274 663995 0.4144 585621 1.1670 62571 0.4329 668392 0.9649 1332387 0.5805 1332131 523915 0.3270 371607 0.7403 51510 0.2700 423117 0.6108 94776	3.1	1333373	_	1109603	[299395	1.5696	1408998	2.0340	2742371	1.1949	2741347	1024		
645400 0.4028 373960 0.7450 82256 0.4312 456216 0.6586 1101616 0.4800 1100592 1 1064758 0.6465 1224739 2.24588 2.79805 1.4658 151434 2.1861 2579102 1.1237 257859 704278 0.4627 0.9866 92268 0.4837 587490 0.8481 1377380 0.6001 1378686 857326 0.5569 1494708 2.9777 311513 1.6321 180521 2.6974 2698570 17758 2698574 663995 0.4144 585821 1.1670 6270 6270 66839 0.94403 1758 2698574 523915 0.3270 371607 0.7403 51510 0.2700 423117 0.6108 947032 0.4126 946776	32	957751		486658		117426	0.6156	604084	0.8720	1561835	0.6805	1560811	1024		
1064756 0.6445 1224739 2.4598 2.78605 1.4658 1514344 2.1861 2579102 1.1237 2578590 73286 0.4929 495222 0.9866 92268 0.4837 587490 0.8481 1377380 0.6001 1376868 573265 0.5378 350341 0.6979 60173 0.3155 410514 0.5926 983779 0.4286 980267 66390 0.4144 586821 1.1670 62577 0.4329 668392 0.9649 1332387 0.5805 1322131 523915 0.3270 371607 0.7403 51510 0.2700 423117 0.6108 947032 0.4126 946776	33	645400		373960	- 1	82256	0.4312	456216	0.6586	1101616	0.4800	1100592	1024		
789680 0.4929 495222: 0.9866 92268 0.4837 587490 0.6841 1377360 0.6001 1376868 573265 0.3578 350341 0.6979 60173 0.3155 410514 0.5926 963779 0.4286 983267 892309 0.5689 1494708 2.9777 311513 1.6331 1806221 2.6074 2698530 1.1758 2698274 663995 0.4144 585821 1.1670 82571 0.4329 666392 0.9649 1332387 0.5805 1332131 523915 0.3270 371607 0.7403 51510 0.2700 423117 0.6108 947032 0.4126 946776	8	1064758	i	1234739		279605	1.4658	1514344	2.1861	2579102	1.1237	2578590	512		
573265 0.3578 350341 0.6979 60173 0.3155 410514 0.5926 983779 0.4286 983267 892309 0.5569 1494708 2.9777 311513 1.6331 1806221 2.6074 2698530 1.1758 2698274 663995 0.4144 585821 1.1670 82571 0.4329 668392 0.9649 1332387 0.5805 1332131 523915 0.3270 371607 0.7403 51510 0.2700 423117 0.6108 947032 0.4126 946776	32	789890	0.4929	495222		92268	0.4837	587490	0.8481	1377380	0.6001	1376868	512		
892309 0.5569 1494708 2.9777 311513 1.6331 1806221 2.6074 2698530 1.1758 269874 663995 0.4144 585621 1.1670 82571 0.4329 666392 0.9649 1332387 0.5805 1332131 523915 0.3270 371607 0.7403 51510 0.2700 423117 0.6108 947032 0.4126 946776	36	573265	_			60173	0.3155	410514	0.5926	983779	0.4286	983267	512		
663995 0.4144 585821 1.1670 82571 0.4329 668392 0.9649 1332387 0.5805 1332131 523915 0.3270 371607 0.7403 51510 0.2700 423117 0.6108 947032 0.4126 946776	37	892309	1			311513	1.6331	1806221	2.6074	2698530	1.1758	2698274	256		
523915 0.3270 371607 0.7403 51510 0.2700 423117 0.6108 947032 0.4126 946776	38	663995	- i	585821	- 1	82571	- 1	668392	0.9649	1332387	0.5805	1332131	256		
	69	523915	0.3270	371607	0.7403	51510	- 1	423117	0.6108	947032	0.4126	946776	256		

Table 8: Espresso Alone

Charle Trible Preferences Carbonal C	Reference Statistics	cs:												
2.05/17/2016 Wittle % Data % Total % Int(1) 2.05/17/201 1.100/2014 6.1804 36.00 Wittle % Data % Total % Int(1) 0.0029 1.100/2014 6.1804 2.9704/1 1.400 0.200 5.500 5.200 1.400 1.000 0.0029 5.000/2014 1.100 0.200 5.000 1.400 0.200 5.500 5.200 1.400 1.000 <t< th=""><th>Total Instruction R</th><th>eferences</th><th>977787923</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>	Total Instruction R	eferences	977787923											
% Flead % Data % Total % Int(0) % Flead % Total % Int(0) Int(1) 0.4976 Flead % VMHte % Data % Int(0) Int(1) 0.4976 Floobs/12 (1818) 2272218 3.8641 1407628 182949 2030461 1424519 2504446 1424519 2504446 1512 2504444	Data Reads		225779346											
% Number % Delta % Total % Int(0) Int(1) 0.8026 1762434669 % Wirtle % Delta % Total 186944669 Int(0) Int(1) 0.8029 17700074 5.084 2072218 3.9441 1407629 2.220 2.204664 1.22 0.02271 2.270774 1.420380 2.4068 1.2077 5.574777 1.407829 2.204664 1.207 5.57477 1.407829 2.204664 1.207 5.57477 1.407829 2.204668 1.207 5.57477 1.407829 2.204668 1.207 5.5747 1.407829 2.204068 1.207 5.5747 1.407829 2.204068 1.207 5.5747 1.407829 2.204068 1.207 5.5747 1.407829 2.204068 1.207 2.207 2.207 2.207 2.207 2.207 2.207 2.207 2.207 2.207 2.207 2.207 2.207 2.207 2.207 2.207 2.207 2.207	Data writes		59867420											
% Pead Wife % Data Total % Inf(0) Inf(1) 9.6 Read % Data % Total % Inf(0) Inf(1) 9.6.1 1.0.2676 2.6866 2.7321 2.8461 1.407829 1.2677 2.2666 1.2260468 1.2620468 <td< th=""><th>Total Data Refere</th><th>ces</th><th>285646766</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<>	Total Data Refere	ces	285646766											
9.6. Read % Wille % Date % Int(10) 26519 3.6621 2.6622 1.7026 2.6666 1.2626 2.26046 1.6126 2.6666 <th>Total References</th> <th></th> <th>1263434689</th> <th></th>	Total References		1263434689											
Percent 0.000 11700074 5.1844 207219 2.0641 0.0641 0.0641 1.0280 0.0641	Miss Statistics:													
BARDENIS DI GORGESTI I CORROLA I STATERIO SEGUENIS AL CARDEN DE SEGUENIS DE SEG		%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
2220084 0.0296 0.0286 0.2869 1.8000 0.2466 0.0286 0.2869				5.1834	2373219	3.9641	14076293	4.9279	22904812	1.8129	22904684	128		
2220166 (2027) 2579074 (1442) 678209 (2024) 14669 346828 (2024) 15706 (0.0284) 16706 (0.0284) <th>1 4865</th> <th></th> <th></th> <th>2.6883</th> <th>1490980</th> <th>2,4905</th> <th>7560547</th> <th>2.6468</th> <th>12426394</th> <th>0.9835</th> <th>12426138</th> <th>256</th> <th></th> <th></th>	1 4865			2.6883	1490980	2,4905	7560547	2.6468	12426394	0.9835	12426138	256		
187700 10.0502 10.0502 146900 6.72460 10.05460 0.2460 147142249 3.0547 11.05502 12.05502 15.0500241 10.05502 15.0500241 10.05502 15.05502 15.05502 15.05502 15.05502 15.05502 15.05502 15.05502 15.05502 15.0502 15.05		_		1.1423	879209	1,4686	3458283	1.2107	5679137	0.4495	5678625	512		
14695681 15620 2016 20200 20200 4.731 4.7422 2.252 207922 207922 202024 20202		_			148988	0.2489	809406	0.2834	1187086	0.0940	1186574	512		
9525264 0.9462 15990947 7.0026 4.7371 1002065 6.5704 2.002065 6.5704 2.002065 2.002070 2.00256 7.0026 6.57046 15001687 5.00207 2.00207 <th< th=""><th></th><th></th><th></th><th></th><th>3936506</th><th>6.5754</th><th>27054668</th><th>9.4714</th><th>41748249</th><th>3.3043</th><th>41747993</th><th>256</th><th></th><th></th></th<>					3936506	6.5754	27054668	9.4714	41748249	3.3043	41747993	256		
0.652312 0.6837 1.32000.22 0.8843 2.722665 4.5498 16012694 5.6125 24065009 1.9064 22065052 1.0069 2302440 0.0550 3.722665 4.5684 1.6061 2726604 2.0065 3.726640 3.72664 0.0577 1.217244 4.9862 2.126752 3.5644 3.7684 1.6272 1.6272 3.62640 3.0065 3.0066 3.006					2836005	4.7371	18826952	6.5910	28079516	2.2225	28079260	256		
6626010 CSTATE				_	2723865	4.5498	16031887	5.6125	24085809	1.9064	24085553	256		
6EZ-BORE 0.6674 14083232 6.2376 2.23662.5 3.07401 4.5720 1.2693 1.26972 2.286624 1.5720 1.6098 1.28662 1.6098 1.50261 1.6098				-	3415200	5.7046	26812694	9.3867	37265007	2.9495	37264879	128		
6649109 CATTAT 11217249 4 9862 212975 3.5574 1034701 4 6726 1 699610 1 5036 3 1896582 3 189658 3 189658 3 189658 3 189658 3 189658 3 189658 3 189658 3 189658 3 18965 3 18965 3 189658 3 18965 3 18965 3 18965 3 18965 3 18965 3 18965 3 18965 3 18965 3 18965 3 18965 3 18965 3 18965 3 18965 3 18965 3 18965 3 1896 3 18965 3 18965 3 18966		_			2256025	3.7684	16339257	5.7201	22865342	1.8098	22865214	128		
49407/767 0.6864 27226681 12.0869 340308 6.6844 20631779 10.7237 3912246 3.0862 3.0862 5.0862 5.0868 6.6815 2.03090 6.6816 2.03090 6.6816 2.03090 1.728684 6.1324 2.0800 1.7310 2.2628157 1.7310 2.2628157 3.0914183 3.0912482 9.04284 3.0912482 9.04284 3.0912482 9.04284 3.0912482 9.04284 3.0912482 9.04284 3.0912482 9.04284 3.0912482 9.04284 3.0912482 9.04284 3.0912482 9.04284 3.0912482 9.04284 3.0912482 9.04284 9.04		L.,		1	2129752	3.5574	13347001	4.6726	18996110	1.5035	18995982	128		
5102667 0.5210 15491830 6.8615 203372 3.3970 17525654 6.1364 22628221 1.7910 22628157 4622917 0.4756 12560686 156456 1644183 2.0357 1.1864 15500 19014217 17550 19014217 27543009 4163566 0.4256 1631711 3.2435 193450 2.213 10851619 3.7900 1501622 2.1801 275400 4163566 0.4256 6917113 3.5435 193450 2.213 10851619 3.7900 15016220 2.7164 2.7164710 2.74450 2.7164710 2.74450 2.21160 2.7164711 2.7164710 2.7164710 2.7164710 2.7164710 2.7164710 2.7164710 <td< td=""><td></td><td><u> </u></td><td>L</td><td></td><td>3403098</td><td>5.6844</td><td>_</td><td>10.7237</td><td>39122546</td><td>3.0965</td><td>39122482</td><td>2</td><td></td><td></td></td<>		<u> </u>	L		3403098	5.6844	_	10.7237	39122546	3.0965	39122482	2		
4620917 0.4736 12549956 5.5686 1834442 3.0642 1438430 5.0857 19014217 1.5050 19014153 968262 0.9358 6.15763 2.6496 2.5713 10.866450 1.50120 1.184 15016204 1.184 15016204 1.184 15016204 1.184 15016204 1.184 1.5016204 1.5016204 1.5016204 1.5016204 1.5016204 1.5016204 1.5016204 1.5016204 1.5016204 1.5016204 1.5016204 1.5016204 1.5016204		_			2033721	3.3970	17525654	6.1354	22628221	1.7910	22628157	2		
9656262 0.9676 1525032 67545 263400 44012 17865269 6.2613 27543221 2.1801 2754300 4465862 0.4286 0.4286 0.4286 0.4286 0.4286 0.4286 0.4286 0.4286 0.4286 0.4286 0.4286 0.64672 0.4286 0.6171 0.4689435 0.5061 2.154180 2.5923 2.5986 1.64378 0.696732 0.6171 0.6467323 0.6067 0.646732 0.6067 0.646732 0.6067 0.646732 0.6067 0.646732 0.666732 0.666732 0.666732 0.666732 0.666732 0.666732 0.666732 0.666732 0.666732 0.666732 0.666732 0.666732 0.666732 0.666732 0.66674		_			1834442	3.0642	14384300	5.0357	19014217	1.5050	19014153	2		
4165566 0.4256 6917113 3.9495 1924506 3.2313 10051619 3.7990 15015204 1.1864 15014692 1928044 0.1972 1815711 3.5445 1894520 2.6718 9715241 3.4011 11642285 0.9216 11642773 714710 0.7311 14689495 6.5061 2.154180 2.5938 11399079 0.9022 11398023 3010235 0.0731 16469495 6.505 16422816 2.7738 2.938644 2.9388 11399079 0.9022 11398023 1370000 0.1410 664702816 2.7718 1646994 2.9388 11877 1.4753		_			2634907	4.4012	17885259	6.2613	27543521	2.1801	27543009	512		
1928044 0,1972 8115711 3.5845 1598530 2.6716 9715241 3.4011 11643265 0.9216 11642773 7148710 0,7311 14689465 6.5061 1254180 3.5983 16643675 5.896702 1.8990 23992265 1.8990 23992129 3010235 0.3079 6967032 3.0056 1.421812 2.3749 6738447 2.3956 8118827 0.9022 11398023 2521273 0.6055 16422816 7.2736 2.0412 1.8994 2.5865 8118827 0.6428 818827 2521743 0.2579 6727026 2.2995 121816 2.0306 717323 0.6229 1.704411 0.8222 1046387 1.704415 0.8227 1.704411 0.8222 1046387 1.704416 1.704611 0.8222 1.704641 0.8222 1.704641 1.70469 1.70469 1.704641 1.70469 1.704641 1.704641 1.704641 1.704641 1.704641 1.704641 1.704641 1.704641 1.70		_		L	1934506	3.2313	10851619	3.7990	15015204	1.1884	15014692	512		
7148710 0.7311 14689495 6.5061 2154180 3.5963 1684367 5.9967035 1.0869 2.3749 6.9067032 3.0858 1421812 2.3749 6.938644 2.9386 1.1939079 0.9022 1.1398623 3010225 0.3079 6.9667032 3.0858 1.421812 2.3749 6.3986 1.1410 0.9022 1.1398623 5520445 0.0410 6.64839 2.5018 1.091308 1.0229 6.739747 2.3566 1.118927 0.6428 1.118771 2521727 0.2579 6727026 2.2991 1.4459 1.445				Ì	1599530	2.6718	9715241	3.4011	11643285	0.9216	11642773	512		
3010235 0.3079 6967032 3.0656 1421612 2.3749 6368644 2.9366 11399079 0.9022 11398623 1379080 0.1410 5648439 2.5018 1091308 1.8229 6739747 2.3559 8116827 0.6426 8116871 2521273 0.6579 6722816 1.215816 2.0306 773282 6743282 1.0305 1133263 1.0464115 0.8228 1.0464115 0.8282 1.0468116 0.8282 1.0468116 0.8282 1.046818 2.0382 1.0468116 0.8282 1.046818 2.0382 1.0468116 0.8282 1.046818 2.0392 1.046818 2.0892 1.046818 2.0578 1.046818 2.0578 1.046818 2.0578 1.046818 2.0578 1.046818 2.0578 1.046818 2.0578 1.046818 2.0578 1.046818 1.0395 1.046818 2.0578 1.046818 2.0578 1.046818 2.04188 1.046818 2.04188 1.046818 2.04188 1.046818 2.04188 1.046818 <td></td> <td>1</td> <td></td> <td>l</td> <td>2154180</td> <td>3.5983</td> <td>16843675</td> <td>5.8967</td> <td>23992385</td> <td>1</td> <td>23992129</td> <td>256</td> <td></td> <td></td>		1		l	2154180	3.5983	16843675	5.8967	23992385	1	23992129	256		
1379080 0.1410 5640439 2.5016 1091300 1.8229 6739747 2.3595 8118827 0.6426 8118571 5820445 0.6055 16422816 7.2738 2042168 3.4112 1846492 2.26592 10463987 10463987 2521273 0.2525 16422816 7.2738 2042168 3.4112 1846492 2.2659 10464115 0.6282 10463987 1279054 0.1308 502240 2.2914 861735 1.4394 5864675 2.06596 1773729 0.5678 1773729 0.5678 1773801 2321746 0.3295 8141361 1.6688 1.770436 2.9573 9911797 3.4699 1333563 0.4156 5252609 1773801 20857 0.0244 2.6699 1770436 2.9573 9911797 3.4699 1333563 0.4156 5252609 1773801 20857 0.0244 2.6699 1770436 2.9573 9186123 3.2096 1747801 1747801 1747801		L.		l_	1421812	2.3749	8388844	2.9368	11399079	0.9022	11398823	256		
5920445 0.6055 16422016 7.2738 2.04216 3.4112 18464984 6.4643 2.4386429 1.3301 24385301 2251273 0.2579 6727026 2.995 1215616 2.0308 7942842 2.7807 10464115 0.6282 10463987 3221740 0.0254 814131 36059 1774436 2.939 13132543 0.5678 7173601 3221746 0.0295 8141613 36059 1774436 2.939 13132543 0.5678 717369 238537 0.0244 2263067 1.0023 923179 1.5420 3166246 1.1154 3424783 0.4158 525209 1 2089246 0.2137 7785487 3.4683 1.2912 326820 0.7186 32279 1146488 1.25667 1.11671 3424783 0.2711 3423769 1 2089246 0.138 1.38128 1.382820 1.2481 1.25867 1.44856 0.2711 3423769 1 169147		L.			1091308	1.8229	6739747	2,3595	8118827	0.6426	8118571	256		
2521273 0.2579 6727026 2.9795 1215816 2.0308 7942842 2.7807 10464115 0.8282 10463987 1279054 0.1308 5022940 2.2291 861735 1.4394 5894675 2.0636 717329 0.5678 7173601 3221746 0.3295 8141361 2.2291 1.61678 1.8668 1.981994 1.5499 1.3132523 1.132529 1.713601 <td< td=""><td></td><td></td><td></td><td></td><td>2042168</td><td>3.4112</td><td>18464984</td><td>6.4643</td><td>24385429</td><td>1.9301</td><td>24385301</td><td>128</td><td></td><td></td></td<>					2042168	3.4112	18464984	6.4643	24385429	1.9301	24385301	128		
1279054 0.1308 5032940 2.2291 861735 1.4394 5894675 2.0636 7173729 0.5678 7173601 3221746 0.3295 811361 3.6059 1770436 2.9573 9911797 3.4699 13133543 1.0395 13132523 1 287573 0.0891 3.263216 1.4453 1.16778 1.8688 4381994 1.5347 5.255609 1 1 3423759 1 1 3423759 1 1 3423759 1 3423759 1 1 3423759 1 3423759 1 3423759 1 342889 1 3428783 0 1 3423759 1 3423759 1 3423759 1 3423759 1 3423759 1 3423759 1 1 3423759 1 3423759 1 3424783 0 0 344483 1 3423759 1 3423759 1 3423759 1 3423759 1 344483 1 <td< td=""><td></td><td></td><td></td><td></td><td>1215816</td><td>2.0308</td><td>7942842</td><td>2.7807</td><td>10464115</td><td>0.8282</td><td>10463987</td><td>128</td><td></td><td></td></td<>					1215816	2.0308	7942842	2.7807	10464115	0.8282	10463987	128		
3221746 0.3295 8141361 3.6059 1770436 2.9573 9911797 3.4699 1313543 1.0395 13132523 1 871639 0.0891 3262216 1.4453 1.18778 1.8686 4381994 1.5341 5253633 0.4158 5252609 1 20892457 0.0244 2263067 1.0023 923179 1.5420 3186246 1.1154 3424783 0.4158 5252609 1 578122 0.0291 2792241 1.2367 772899 1.2912 3565240 1.2481 4143362 0.810 11256857 181469 0.0186 1655168 0.7331 568692 0.9499 2223860 0.7785 2404817 1.1526 1.2481 4143362 0.816 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.151436 1.1					861735	1.4394	5894675	2.0636	7173729	0.5678	7173601	128		
871639 0.0891 3263216 1.4453 1118778 1.8688 4381994 1.5341 5253633 0.4158 5252609 1 238637 0.0244 2263067 1.0023 923179 1.5420 3186246 1.1154 342783 0.2711 3423759 1 208245 0.0244 2263067 1.0023 2.3095 1.2912 3.2096 11257368 0.3711 3423759 1 161469 0.0186 1655168 0.7331 568692 0.999 2223600 0.7785 2405329 0.990 2404817 1 1454824 0.0186 1655168 0.7331 568692 0.999 2223600 0.7785 2404817 1 <t< td=""><td></td><td></td><td>3</td><td>3.6059</td><td>1770436</td><td>2.9573</td><td>9911797</td><td>3.4699</td><td>13133543</td><td>1.0395</td><td>13132523</td><td>1020</td><td></td><td></td></t<>			3	3.6059	1770436	2.9573	9911797	3.4699	13133543	1.0395	13132523	1020		
238537 0.0244 2263067 1.0023 923179 1.5420 3186246 1.1154 3424783 0.2711 3423759 1 2089245 0.2137 7786487 3.4483 1382836 2.3095 9168123 3.2096 11557388 0.8910 11256867 4 161469 0.0186 1655168 0.7331 568690 1.2912 3.505840 1.2816 2404817 4443362 0.3279 444286 444816 444816 444816 444816 444817 444817 444817 444817 444817 44481 444817 444817 444817 444817 444818			ľ		1118778	1.8688	4381994	1.5341	5253633	0.4158	5252609	1024		
2089245 0.2137 7765487 3.4483 1382636 2.3095 9168123 3.2096 11257368 0.8910 11256857 5/8122 0.0591 2782241 1.2367 772999 1.2912 3565240 1.2481 4443362 0.3279 4142850 181469 0.0186 1655168 0.7331 568692 0.9499 2223860 0.7785 2405329 0.9101 1511436 390129 0.0199 2792620 1.2369 614879 1.0271 340749 1.1929 3796228 0.3006 3797372 169147 0.0173 1405648 0.6226 396830 0.6576 1799101 1.4490 4313902 0.314 4312895 1 174801 0.0179 3530287 1.5636 608814 1.0169 4139101 1.4490 4313902 0.314 4312895 1 11858 0.0075 1056081 0.4666 328197 0.5482 1482879 0.158 4413824 443217 0.055 <t< td=""><td></td><td></td><td>.,</td><td></td><td>923179</td><td>1.5420</td><td>3186246</td><td>1.1154</td><td>3424783</td><td>0.2711</td><td>3423759</td><td>1024</td><td></td><td></td></t<>			.,		923179	1.5420	3186246	1.1154	3424783	0.2711	3423759	1024		
578122 0.0591 2792241 1.2367 772999 1.2912 3565240 1.2481 4143362 0.3279 4142850 161469 0.0186 1655168 0.7331 566692 0.9499 2223660 0.7785 2405239 0.1904 2404817 1454824 0.1488 8755641 3.8780 1301227 2.1735 10056868 3.5207 11511692 0.9111 1511436 199172 0.0739 2792620 1.2369 614879 1.0271 3407499 1.1929 3797628 0.3006 3797372 169147 0.0173 3530287 1.5636 608814 1.0671 4312895 1.1868 1.1869 1.1480 4313902 0.3414 4312895 1 11858 0.0075 1656081 0.4686 328197 0.5482 14809 4313902 0.3414 4312895 1 11858 0.0075 1656081 0.4686 328197 0.5482 148678 0.5414 441937 144676 <t< td=""><td></td><td></td><td></td><td> </td><td>1382636</td><td>2.3095</td><td>9168123</td><td>3.2096</td><td>11257368</td><td>0.8910</td><td>11256857</td><td>511</td><td></td><td></td></t<>					1382636	2.3095	9168123	3.2096	11257368	0.8910	11256857	511		
181468 0.0186 1655168 0.7331 568692 0.9499 2223860 0.7786 2405329 0.1904 2404817 1454824 0.1488 8755641 3.8780 1301227 2.1735 10056668 3.5207 1151462 0.9111 1151436 390129 0.0399 2.792620 1.2369 6.14879 1.0271 340749 1.1929 379628 0.3006 379732 174801 0.0173 3502287 1.5666 608814 1.0271 4312895 0.156 1968169 1 174801 0.0179 3502287 1.5666 608814 1.0482 1.485815 0.156 1451895 1 174801 0.0179 269080 0.1192 1.62279 0.2711 4312892 0.3414 4312895 1 132836 0.0012 269080 0.1192 162279 0.2711 431387 0.4862 1446079 1.144079 152836 0.0016 1125507 0.4365 262312 0.1562<				. [772999	1.2912	3565240	1.2481	4143362		4142850	512		
1454824 0.1488 8755641 3.780 1301227 2.1735 10056668 3.5207 11511692 0.9111 11511436 390129 0.0399 2726260 1.2389 614879 1.0271 3407499 1.1929 3797628 0.3006 3797372 169127 0.0179 2726260 1.2389 614879 1.0271 3407499 1.1929 3797628 0.3006 3797372 174801 0.0179 250268 1.6226 608814 1.0169 413927 0.4368 14312895 1458794 14312895 1458794 1441389 1458915 0.1155 1458794 1 11858 0.0075 1056081 0.4666 328197 0.548 4413924 1.5452 4546760 0.3599 4546251 1 132836 0.0136 262080 0.1162 162279 0.2711 431324 154676 0.3599 4546251 1 152836 0.0013 262666 0.1162 115386 0.1324		_]	568692	0.9499	2223860	0.7785	2405329		2404817	512		
390129 2792620 1.2369 614879 1.0271 3407499 1.1929 3797628 0.3006 379372 16917 0.0739 1405648 0.6226 393630 0.6575 1799278 0.6299 1968458 0.558 1968169 17817 0.0775 16566 0.6881 1.0169 413910 1.1490 4312902 0.3414 4312895 1456794 1 11858 0.0075 1658081 0.4686 328197 0.5482 143879 0.1155 442193 1456815 0.1155 442193 1456816 0.1155 442193 145670 0.1156 44189 1.5452 454676 0.0359 4546251 1 132836 0.0136 162279 0.271 431387 0.1510 443217 0.0351 442193 1 59872 0.061 112507 0.4965 26212 0.437 138719 0.4865 0.1462 1448079 1440079 12833 0.0165 11626 1					1301227	2.1735	10056868	3.5207	11511692	0.9111	11511436	256		
169147 0.0173 1405646 0.6226 393630 0.6575 1799278 0.6299 1968425 0.1556 1968169 174801 0.0179 3530287 1.5536 608814 1.0169 4139101 1.4490 4313902 0.3414 4312895 1 73537 0.0075 1056081 0.4666 328197 0.5482 1386278 0.4853 1459615 0.1155 145794 1 11858 0.0016 269080 0.1192 162279 0.2711 431359 0.1510 443217 0.0551 442193 1 1868 0.0016 266080 0.1192 162279 0.2711 4313874 1.5452 0.456760 0.3599 442183 1 15465 0.0016 262080 0.1162 16384 0.1324 393529 0.314 1448079 122332 0.0125 5096588 2.2573 64448 1.0765 574074 2.0099 566340 0.7461 566340 0.7703 2					614879	1.0271	3407499	1.1929	3797628		3797372	256		
174801 0.0179 3530287 1.5636 608814 1.0169 4139101 1.4490 4313902 0.3414 4312895 1 73537 0.0075 1058081 0.4866 328197 0.5482 1386278 0.4853 1459815 0.1155 1458794 1 11858 0.0012 260080 0.1192 162279 0.2711 431359 0.1510 443217 0.0351 442193 1 132836 0.0136 3882047 1.7194 531877 0.4397 1388719 0.4862 0.456760 0.3599 44418591 1 44418591 1 44418591 1 44418591 1 1 44418591 1 1 44418591 1 1 44418591 1 1 44418591 1 1 44418591 1 1 44418591 1 1 44418591 1 1 44418591 1 1 44418591 1 44418591 1 1 44418591 1 1<					393630	0.6575	1799278	0.6299	1968425	0.1558		256		
73537 0.0075 1058081 0.4686 328197 0.5482 1386278 0.4853 1459815 0.1155 1458794 1 11865 0.0012 269080 0.1192 162279 0.2711 431359 0.1510 443217 0.0351 442193 1 128836 0.0136 3822047 1.7194 531877 0.8884 4413824 1.5452 4546760 0.3599 4548251 1 59872 0.0136 26266 0.1163 1538719 0.1324 393529 0.0314 1448079 122346 0.0125 5696588 2.2573 644486 1,0765 574074 2.0099 563406 0.4641 5683150 51647 0.0053 1849075 0.8190 250909 0.451 2099994 0.7532 2151631 0.7703 2151375 21193 0.0023 348444 0.1541 94040 0.1571 442484 0.1549 463677 0.0367 463421				1.5636	608814	1.0169	4139101	1.4490	4313902			1007		
11858 0.0012 269080 0.1192 162279 0.2711 431359 0.1510 443217 0.0351 442193 1 132836 0.0136 3882047 1.7194 531877 0.8864 4413924 1.5452 4546760 0.3599 4546251 1 59872 0.0061 1125507 0.4965 263212 0.4397 1388719 0.4862 1448591 0.1147 1440079 122346 0.0061 262666 0.1163 115398 0.1928 378064 0.1324 393529 0.0311 393017 12346 0.00125 5699588 2.2573 644486 1,0765 5741074 2,0099 5663406 0.4641 5663150 51647 0.0053 1849075 0.8190 250909 0.4191 20999 0.5752 2151631 0.1703 2151375 21193 0.0023 348444 0.1541 94040 0.1571 442484 0.1549 463677 0.0367 463421					328197	0.5482	1386278	0.4853	1459815		1458794	1021		
132836 0.0136 3882047 1.7194 531877 0.8884 4413924 1.5452 4546760 0.3599 4546251 59872 0.0061 1125507 0.4965 262212 0.4397 1388719 0.4862 1448591 0.1147 1440079 125345 0.0016 262866 0.1163 115398 0.1928 378064 0.1324 393529 0.0311 393017 12532 0.0125 5096588 2.2573 644486 1.0765 5741074 2.0099 5663406 0.4641 5663150 12193 0.0053 1849075 0.8190 250990 0.4151 20999 1.0763 2151375 21193 0.0023 34844 0.1543 94040 0.1571 442484 0.1549 463677 0.0367 463421					162279	0.2711	431359	0.1510	443217	0.0351	442193	1024		
59872 0.0061 1125507 0.4986 263212 0.4397 1388719 0.4862 1448591 0.1147 1448079 15465 0.0016 262666 0.1163 115398 0.1928 378064 0.1324 393529 0.0311 393017 122332 0.0125 5096588 2.2573 644486 1.0765 5741074 2.0099 5863406 0.4641 5863150 51647 0.0053 1849075 0.8190 250909 0.4191 2099984 0.7352 2151631 0.1703 2151375 21193 0.0022 348444 0.1543 94040 0.1571 442484 0.1549 463677 0.0367 463421	_			1.7194	531877	0.8884	4413924	1.5452	4546760	0.3599	4546251	509		
15465 0.0016 262666 0.1163 115398 0.1928 378064 0.1324 393529 0.0311 393017 122332 0.0125 5996588 2.2573 644486 1.0765 5741074 2.0099 5863406 0.4641 5863150 51647 0.0053 1649075 0.8190 250909 0.4191 2093984 0.7352 2151631 0.1703 2151375 21193 0.0022 348444 0.1543 94040 0.1571 442484 0.1549 463677 0.0367 463421				0.4985	263212	0.4397	1388719	0.4862	1448591	0.1147	1448079	512		
122332 0.0125 509658 2.2573 644486 1.0765 5741074 2.0099 5863406 0.4641 5863150 51647 0.0053 1849075 0.8190 250909 0.4191 2099984 0.7352 2151631 0.1703 2151375 21193 0.0022 348444 0.1543 94040 0.1571 442484 0.1549 463677 0.0367 463421					115398	0.1928	378064	0.1324	393529	0.0311	393017	512		
51647 0.0053 1849075 0.8190 250909 0.4191 2099984 0.7352 2151631 0.1703 2151375 21193 0.0022 348444 0.1543 94040 0.1571 442484 0.1549 463677 0.0367 463421					644486	1.0765	5741074	2.0099	5863406		5863150	256		٠
21193 0.0022 34844 0.1543 94040 0.1571 442484 0.1549 463677 0.0367 463421					250909	0.4191	2099984	0.7352	2151631		2151375	256		
					94040	0.1571	442484	0.1549	463677	0.0367	463421	256		

Table 9: Alvinn Alone

Trial Data Meterics 1715-56-6227 Trial Data Meterics 1715-56-6227 Trial Data Meterics Tri35-6-6227 Trial Data Meterics Tri35-6-6227 Trial Data Meterics Tri35-6-6227 Tri35-6-6227 Trial Data Meterics Tri35-6-6227 Tri35	Referen	Reference Statistics:													
11005331 3.6 Peead 3.6 Witte 3.6 Witte 3.6 SS112248 2.9074 66317462 1788 18812219 1288 188	Total Ins	truction Refer	ences	5233222111											
Houses	Data Re	ads		1415013652											
7136642276 1002442126 1002442126 1002442126 1002442126 1002442126 1002442126 1002442126 1002442126 1002442 10024442 10024442 10024442 1002444442 100244444444444444444444444444444444444	Data wri	les		487428474											
1,136644227 1,140644227 1,140644227 1,140644227 1,140644227 1,140644227 1,140644227 1,140644227 1,140644227 1,1406441	Total Da	ta References		1902442126											
% Flead % Wille % Dela % Total % mit(0) mit(0) 5531 6231 6231 6231 6231 6231 6231 6231 6231 6231 6231 6231 6231 6231 6231 6232 61151 54386748 2430 61141 6234 6232 6123 6657 6102 6232 66787 60787 60787 60787 60787 60787 60787 60787 66787 60787	Total Re	ferences		7135664237											
11005231 0.2105 6.4168055 3.8260 117416 6.2409 5.8501248 2.9074 66517450 0.5294 66617452 1.2074 6.6217430 0.2409 6.15252 0.2409 1.2074 6.6217430 0.2409 0.2401 0.2409 0.2401 0.2409 0.2401 0.2409 0.2401 0.2409 0.2401 0.2409 0.2401 0.2409 0.2401 0.2409 0.2401 0.2409 0.2401 0.2409 0.2401 0.2409 0.2401 0.2409 0.2401 0.2409 0.2401 0.2409 0.2401 0.2409 0.2409 0.2401 0.2409	MISS St	atlstics:												-	
10006530	Cache	IUSI	%	4	- 1	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
1000222 0.0231 0.02454 2.1772 0.0396 0.0396 0.0396 1.02774 0.02396 0.0231 0.0392	0	11005331	0.2103		- 1	1174196	0.2409	55312249	2.9074	66317580	0.9294	66317452	128		
12056882 0.0056 14412827 10.718 66797 10.0319 0.005030 16.279 22171 15554368 0 2177 15554368 1 2002266 0.0056 14412827 10.1066 12.0056 14412827 10.1066 12.0056 14412827 10.1066 12.0056 14412827 10.1066 12.0056 14412827 10.1066 12.0057 14.00505 12.0057 14.0057 12	-	6022427	0.1151	34388743	_	618355	0.1269	35007098	1.8401	41029525	0.5750	41029269	256		
300.2056 10.056 15.66.653 16.66.5 10.0107 15.22.201 0.2077 15.23.201 0.2171 17.06.201 19.05.201 12.205.2 1.206.25 1.206.2 1.20	2	1208323	_	_		155641	0.0319	30963095	1.6275	32171418	0.4509	32170906	512		
10566822 0.2474 128006530 0.2457 10.1860 194.106 0.2982 146073739 7.678 150.1261 1.07062002 1.07062002 1.07062002 1.07062002 1.07062002 1.07062002 1.07062002 1.07062002 1.07062002 1.07062002 1.07062002 1.0706202 1.07062002 1.07062002 1.07062002 1.07062002 1.0706202 1.07062002 1.07062002 1.07062002 1.07062 1.0706202 1.07062 1.0706202 1.07062 1.07062 1.070620 1.0706202 1.0706202 1.0706202 1.0706202 1.0706202 1.	8	302266			_]	66787	0.0137	15232614	0.8007	15534880	0.2177	15534368	512		
1243146 0.2474 1.122006530 0.6260 1345726 0.2761 114150640 0.2761 114150640 0.2761 114150640 0.2761 114150640 0.2761 114150640 0.2761 114150640 0.2761 114150640 0.2761 114150640 0.2761 114150640 0.2761 114150640 0.2761 114150640 0.2761 114150640 0.2761 114150640 0.2761 114150640 0.2761 114150640 0.2761 0.2	4	13058392			!	1941066	0.3982	146073738	7.6782	159132130	2.2301	159131874	256		
4/15/2666 (0.270) 114681920 8.2601 1345725 0.7064 114681920 8.2601 1345726 0.7064 114681920 8.2601 1345725 0.7069 11782749 1.6069 17712491 6.2603 17712491 6.660 17712490 1.7069 1.7069 1.0060 1.7069 1.7069 1.0060 1.7069 1	2	12949146			_	1226573	0.2516	124133112	6.5249	137082258	1.9211	137082002	256		
97786658 1,1870 1,187	9	14135066		- [1345725	0.2761	118227645	6.2145	132362711	1.8549	132362455	256		
99973789 5.0906 6.0809 0.1922 7.12261 3.5131 7.12261 1.0008 7.12240 0.1926 7.12261 1.0008 7.12240 0.1926 7.12261 1.0008 7.12240 0.1020 9.909	7	9786658	_			1962273	0.4026	117362479	6.1690	127149137	1.7819	127149009	128		
10286862 0 15166 658681736 45650 94660 0 1942 6683706 3 5131 7712261 10406 758401 7712261 10406 758401 7712261 10406 7712261 10406 7712261 10406 7712261 10406 7712261 10406 7712261 10406 7712261 10406 7712261 10406 7712261 10406 7712261 10406 7712261 10406 70406 7712261 10406 70406 7712261 10406 70406	8	9973793	_1		1	1088521	0.2233	73125510	3.8438	83099303	1.1646	83099175	128		
7/00011 0.1338 12973446 9.1684 2.153297 0.4418 131868986 1.944 13886886 1.946 13188 1497041 0.1338 1297444 9.1684 2.168240 6.1010852 0.6856 6.101085 0.6856 6.101085 0.6856 6.101085 0.6856 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 6.101085 0.6854 1.401096 0.6854 1.401096 0.6854 1.401096 0.6854 1.401096 0.6854 0.6856 0.6856 0.6856 0.6856 0.6856 0.6856 0.6856 0.6856 0.6856 0.6856 0.6856 0.6856 0.6856 0.6856 0.6856 0.6856	6	10288822	\perp	\perp	_	946660	0.1942	66833796	3.5131	77122618	1.0808	77122490	128		
6822446 0.1319 42896579 3.7424 1215446 0.2494 5416840 5.8427 6.010788 6010788 6062344 0.1319 42896579 3.4205 1.606 1.470230 1.6079 1.00789 56081267 6062344 0.1541 1.6236626 7.4456 1.13935 0.2666 1.06668961 56070 1.472320 1.008	2	7000911	_			2153297	0.4418	131888043	6.9326	138888954	1.9464	13888880	2		
6901854 0.1319 443926579 3.4202 782999 0.1606 49179477 2.681 6601831 0.7865 5601267 69022340 0.1541 105366026 7.4452 122743 0.2003 89999013 4.7303 9708924 0.187193 970824 7078624 0.1543 8886170 6.2004 1122743 0.2003 89999013 4.7303 9708924 1.9009 970824 1.9009 970824 1.00913045 7.1245 0.1803 10495804 1.1704 1.41709 10495804 1.9009	=	6825446			- 1	1215446	0.2494	54185406	2.8482	61010852	0.8550	61010788	22		
0062248 0.1541 0.05556026 7.4466 1913935 0.2666 106669961 5.6070 114732709 16079415 16079416 16079416 16079416 16079416 16079416 16079416 16079416 16079416 16079416 16079416 16079416 16079416 16079416 16079416 16079416 16079416 16079416 160794 16077294 160794 16077294 160	12	6901854	_		- 1	782898	0.1606	49179477	2.5851	56081331	0.7859	56081267	2		
7078832 0.1853 88868170 6.2804 1122743 0.2303 69999018 4.7303 97089746 1.3603 9708923 2266578 0.1863 10.1803 10.1803 10.1803 10.1803 11.704 1404958904 6190225 0.1183 76152635 5.3618 1172519 1.02406 7225154 4.06453 6.0378 1.774 1404958904 6191430 0.1183 76152635 5.3618 1.12251 0.2406 7225154 4.06458 6.0378 6.0378 6.0378 6.0378 6.0378 6.0378 6.0378 6.0378 6.0378 6.0378 6.0378 6.0378 6.0378 6.0378 6.0378 7.038	13	8062348				1313935	0.2696	106669961	5.6070	114732309	1.6079	114731798	511		
3265578 0.0624 100813045 7.1245 878793 0.1691433 6.3453 14709 104958904 3265578 0.1163 49112663 3.7104 76126164 4.0645 88515379 1.1704 36151512 61940225 0.1163 49112663 3.4708 760080 0.1629 56080131 0.7662 56080787 6194022 0.1163 49112663 3.4708 760158 0.1269 5617279 1.1704 36151612 6194020 0.0840 56142674 3.8970 6.1878 0.1269 6281727 1.1606 82817151 462400 0.0864 61784789 5.1628 0.1628 2.2084 4.1099 6281727 1.1606 82817151 462400 0.0864 81394706 5.7522 767680 0.1578 8216277 1.1682 3670501 1.2823 38707295 514726 0.0960 5007207 3.6864 422837 0.0402 6102525 3.2077 6182130 0.5147 61826262	4	7078832		_ i	- 1	1122743	0.2303	89990913		97069745	1.3603	97069233	512		
6190225 0.1183 76152855 5.8816 1172519 0.2406 77225154 4.0645 83515379 1.1704 8351522 6191430 0.01183 76152855 5.8816 172251 0.2406 1.2623 56098131 0.77662 56097875 6093189 0.0973 3.4708 670158 0.1232 7818879 4.1099 82817279 1.1606 82817151 4628400 0.0844 7674996 5.4240 1438910 0.2952 78188879 4.1099 82817279 1.1606 82817151 4628400 0.0844 7674996 5.4240 143891 0.1292 7818879 1.099 82817279 1.1606 82817151 5147360 0.0940 81394706 5.7625 7669 0.1575 32699 6503422 0.5425 3670428 2826646 0.0540 61784706 472837 1.7853 32077 61821340 0.862417 3670428 2826646 0.0540 617627 0.7428 520468	15	3265578		_1	- 1	878793	0.1803	101691838	5.3453	104957416	1.4709	104956904	512		
6191430 0.1183 49112663 3.470b 794038 0.1629 49906701 2.6233 56098131 0.7662 5609875 4528400 0.00184 7543989 6.1233 55772732 2.9316 6.0665931 0.6530 6066575 4528400 0.00184 7543989 2.1853 945155 0.1939 32008443 1.6625 3617279 1.1609 82817751 4787100 0.0916 31063288 2.1853 945155 0.1939 32008443 1.622 36795541 36795415 4553096 0.0870 33652826 2.3783 501501 0.1029 3415427 1.7953 38707423 0.5157 8217282 1.75783 8770295 38707286 0.5157 82089 60504227 2.3168 0.7802 38707286 0.5157 8218287 0.0667 622077 2.3089 6504227 2.7045 61620324 0.5157 82090 650422 0.5114 65033243 0.5167 0.5167 0.5167 0.5282 7.5045 <td< td=""><td>9</td><td>6190225</td><td>_</td><td></td><td>- 1</td><td>1172519</td><td>0.2406</td><td>77325154</td><td>4.0645</td><td>83515379</td><td>1.1704</td><td>83515123</td><td>256</td><td></td><td></td></td<>	9	6190225	_		- 1	1172519	0.2406	77325154	4.0645	83515379	1.1704	83515123	256		
5083199 6.00843 55142574 3.8870 6.00915 0.1293 55772732 2.9316 6.0085931 0.6530 6085675 4628400 0.00844 5.6142574 3.8870 6.01299 78188879 4.1099 82817279 1.1666 82817151 4628400 0.00840 3.1062286 2.3783 5.01501 0.0299 78188879 4.1099 82817279 1.1666 82817151 4753096 0.00870 33052286 2.3783 5.01501 0.1029 34164327 1.7963 38707423 0.5425 36707295 2826646 0.0870 81394706 5.7522 76769 0.1575 2.2699 66032222 0.5114 66032243 79615 0.0540 8178470 2.2682 1.0689 32187961 1.6813 36032423 3604083 78615 0.0162 80722077 3.5882 750200 1.0699 32187961 1.6919 3605968 0.4913 3605968 2871497 0.0540 3174864 2.	-	6191430	_	- [- 1	794038	0.1629	49906701	2.6233	56098131	0.7862	56097875	256		
4628400 0.0884 76749898 5.4240 1438910 0.2852 78188879 4.1099 82817279 1.1606 82817151 47287100 0.0084 310632288 2.1863 945155 0.1939 32008443 1.6825 36795543 0.5157 36795415 3679295 475300 0.0087 33656286 2.3783 501601 0.1029 34152375 1.7963 3679242 1.2236 36707225 3670722 0.5160 3670722 0.6160 61784739 4.2883 0.0867 62207576 3.2899 6503422 0.914 6503243 3710 6182347 0.5160 6102522 3.2077 6182130 0.6160 61784739 4.2883 7.6020 0.0460 610503 4.24837 0.0867 6105252 3.2077 6182130 0.6160 61820341 3.38885 0.0462 0.0462 61052525 3.2077 6182130 0.6160 4.28837 3.2089 0.0289 3.2171 6182130 0.6160 4.28837 3.2077 6182130	2	5093199			- 1	630158	0.1293	55772732	2.9316	60865931	0.8530	60865675	256		
4/8/100 0.0915 3106328B 2.1953 945155 0.1399 32000443 1 6825 3679543 0.5157 36792415 4/8/100 0.0916 330652826 2.3783 501501 0.1029 3415427 1.7953 3870423 0.5156 38707295 4553096 0.00870 6139470 0.1572 767669 0.1575 8216275 3.3188 6730422 0.9114 6503243 2826646 0.0540 61784739 4.3684 4.22887 0.0402 61025227 2.7045 56670434 0.7802 61820341 2871037 0.0560 50702077 3.5832 750200 0.1539 5187961 1.6919 0.7802 61820341 2811037 0.0560 50702077 3.5832 750200 0.1539 5187962 1.6919 35056906 0.4913 35058657 2811037 0.0560 4748644 2.9787 1.18828 0.2169 4320602 2.2711 48308620 0.4913 350568657 2811029 <td>2 6</td> <td>4628400</td> <td>0.0884</td> <td>1</td> <td></td> <td>1438910</td> <td>0.2952</td> <td>78188879</td> <td>4.1099</td> <td>82817279</td> <td>1.1606</td> <td>82817151</td> <td>128</td> <td></td> <td></td>	2 6	4628400	0.0884	1		1438910	0.2952	78188879	4.1099	82817279	1.1606	82817151	128		
4555/3096 0.087/0 33652826 2.3783 501501 0.1029 34154327 1.7953 38707423 0.6425 36707295 2546366 0.0394 81394706 5.7522 7.7669 0.1575 8220756 3.2699 87308735 1.2236 87308803 254636 0.0594 81394706 5.7622 0.0667 6102525 3.2699 0.65141 65033243 786115 0.0540 6102627 0.3699 1.6618 61025227 2.7045 5650434 0.6664 61820341 4218157 0.0806 50702077 3.5832 750200 0.1539 5187227 2.7045 5650434 0.7802 61820341 281137 0.0549 3174854 0.0243 16820 0.0244 1.0248 0.0244 1.0248 0.0244 1.0248 0.0244 1.0248 0.0244 0.0344 0.0344 1.0348 0.0244 0.0344 0.0444 0.0444 0.0444 0.0444 0.0444 0.0444 0.0444 0.0444	2 2	4/8/100			- 1	945155	0.1939	32008443	1.6825	36795543	0.5157		128		
5147360 0.0984 81394706 5.7622 767669 0.1875 62162375 4.318 6730973 1.2236 87308603 2026646 0.0540 61784739 4.3864 4.22837 0.0402 61025225 3.2077 61812 0.9114 6503243 421815 0.0540 61784739 4.3864 1.3862 7.0402 6102525 3.2077 7.046 6.0632173 0.9114 6503243 421815 0.0540 31749540 1.0583 5145277 2.7045 5566968 0.4913 3568557 2271097 0.0549 31749540 2.2438 439421 0.089 32187961 1.691 3505966 0.4913 3568557 22714 0.0102 30734026 2.1720 118828 0.0244 30852864 1.6217 31384201 0.4913 31383694 120258 0.0540 1.1892 0.0244 30852864 1.6217 31384201 0.4913 31383694 1477563 0.0263 1.1982 <td< td=""><td>2 2</td><td>4553096</td><td></td><td>_</td><td></td><td>501501</td><td>0.1029</td><td>34154327</td><td>1.7953</td><td>38707423</td><td>0.5425</td><td></td><td>128</td><td></td><td></td></td<>	2 2	4553096		_		501501	0.1029	34154327	1.7953	38707423	0.5425		128		
2826946 0.0540 61784739 4.3664 422887 0.0667 62207576 3.2699 65034222 0.9114 6503243 796115 0.0540 6102622 3.2077 6182734 0.8664 6122034 796115 0.0360 50702077 3.6832 750200 0.1539 5145227 6.70491 55670434 0.7062 56689550 2871097 0.0364 31749540 2.2438 433421 0.0369 32187561 1.691 55670434 0.79102 56689557 2871097 0.0549 31749561 1.691 35050858 0.4913 31835694 3102586 0.0543 42146644 2.9787 1057386 0.0244 30852864 1.6217 31384201 0.4913 31835694 1477563 0.0543 42146644 2.9787 1057386 0.0697 17306129 0.9088 1957658 0.2744 1957858 0.2744 1957858 0.2744 1957858 0.2744 1957858 0.2744 1957858 0.274	77	514/360		1	- 1	767669	0.1575	82162375	4.3188	87309735	1.2236		932		
790115 0.0152 60029173 4.2988 196052 0.0402 61028225 3.2077 61821340 0.8664 61820341 4210157 0.00646 50702077 3.6822 7.50200 0.1539 32187267 2.7045 56670434 0.7022 56669950 421167 0.01649 31748540 2.2438 438421 0.0244 30852854 1.6217 31344201 0.4398 31883694 531347 0.0102 30734026 2.1720 118828 0.0244 30852854 1.6217 3134201 0.4398 31883694 310258 0.0583 42148644 2.9787 1057388 0.2169 43206002 2.2711 463086373 0.6490 46308373 1408558 0.0434 16968240 1.1300 68568 0.0143 16059057 0.8441 1746735 0.2744 1957306 237167 0.0469 36684 0.0143 30130605 1.6491 3013069 0.7448 17467359 0.7448 17467359 <t< td=""><td>3 3</td><td>2826646</td><td>_</td><td></td><td></td><td>422837</td><td>0.0867</td><td>62207576</td><td>3.2699</td><td>65034222</td><td>0.9114</td><td></td><td>626</td><td></td><td></td></t<>	3 3	2826646	_			422837	0.0867	62207576	3.2699	65034222	0.9114		626		
421815/1 0.0806 50702077 3.5832 750200 0.1539 51452277 2.7045 55670434 0.7802 5566956 2871097 0.0549 3.148964 2.2438 439421 0.0899 32187861 1.6819 3565666 0.4913 3565857 3102588 0.0549 3.0734026 2.1720 118828 0.0244 4320602 2.2711 4630869 0.6490 4320603 2271429 0.0593 4.014664 1.1992 339889 0.02169 4320602 0.2741 446308373 2271429 0.0269 1.6986840 1.1302 339889 0.0697 17306129 0.989 1957956 0.2448 17467359 1407563 0.0269 1.6986840 1.1300 69568 0.0143 16059057 0.841 1746775 0.2448 17467359 1477563 0.0267 3.054636 0.044 1.0566 0.441 17467615 0.244 17467359 1477563 0.0267 3.054636 0.044	24	/96115				196052	0.0402	61025225	3.2077	61821340	0.8664	61820341	666		
28/103/1 0.0549 31748540 2.2438 438421 0.0699 32187961 1.6919 35059058 0.4913 35058557 531347 0.0502 30734026 2.1720 118828 0.0244 30852864 1.6217 31384201 0.4398 31338949 2271429 0.0593 42148644 2.9787 1057368 0.0149 49206020 0.5744 1457359 2271429 0.0569 15989489 1.1300 69568 0.0189 1730812 2.0491 17467359 1477563 0.0269 15989489 1.1300 69568 0.0184 1605605 0.841 17467615 0.2448 17467359 1477563 0.0269 15989489 1.1300 69568 0.0184 1605605 0.841 17467615 0.2448 17467359 1477563 0.0262 38531712 2.7231 529506 0.0296 3054639 1.0562 30748661 0.5641 1477563 0.0262 3869076 0.0294 30130605	3	421815/	0.0806	_	- 1	750200	0.1539	51452277	2.7045	55670434	0.7802	55669950	484		
537347 0.0102 30/34026 2.1720 118826 0.0244 30852854 16217 31384201 0.4398 31383694 2102568 0.0434 46968240 2.9787 1.057388 0.2169 49206032 2.2711 46306820 0.6490 46308373 1408558 0.0434 1.6968240 1.1300 69568 0.01697 16730810 1675786 0.2448 1746735 1477563 0.0269 15988489 1.1300 69568 0.0108 39061218 2.0522 40537876 0.2448 17467359 1477563 0.0269 369611218 2.0522 40537878 0.2448 17467359 233167 0.0266 3004218 2.0522 40537878 0.4313 30778661 451 0.0006 3003146 2.1223 99439 0.0204 3013065 1.4401 28572531 0.4004 28572082 165015 0.0000 1501205 1.0956 868501 0.0177 1558785 0.1963 16156459	0 5	7801787	0.0549	\perp	- t	438421	0.0899	32187961	1.6919	35059058	0.4913	35058557	501		
3102588 0.0593 47148644 2.9787 1057388 0.2169 43206032 2.2711 46306620 0.6490 46308373 1207588 0.0289 410968240 1.1992 339889 0.0697 17308129 0.9098 1957858 0.2448 1746736 1477563 0.0289 1.6986240 1.1992 339889 0.0697 17308129 0.9098 19578968 0.2448 17467359 1477563 0.0286 38537712 2.7231 520560 0.1086 39061208 1.60597 0.5641 40537925 233167 0.0046 30402183 2.1223 99439 0.0204 3013065 1.6056 0.4131 30778661 451 0.0006 30031166 2.1223 99439 0.0204 30130605 1.6363 0.4223 30130139 175519 0.0006 1.6868 686739 0.1434 27397412 1.4401 28572531 0.4004 28572082 5605 0.0109 1.650138 1.0655	/7	531347	_	\perp	- 1	118828	0.0244	30852854	1.6217	31384201	0.4398	31383694	202		
22/1 / 429 10,0434 16968240 1,1992 338889 0,0697 17306129 0,9098 1957956 0,2744 19579306 1470553 0,0269 15989489 1,1300 69568 0,0143 1605907 0,8441 1746715 0,2748 17467359 233167 0,0262 36537151 2,2321 529506 0,1086 3905485 1,605 3077864 1,66732 4053787 0,64313 30778661 451 0,0045 30402183 2,1485 1,4486 0,0204 3013066 1,668 30748661 30778661 30778661 451 0,0004 30031166 2,1223 99439 0,0204 3013066 1,4401 28572531 0,4004 28572082 569053 0,0109 1556136 0,0177 1558785 0,8194 1615645 0,4004 28572082 574 0,0000 15076517 1,0655 52846 0,1043 3493741 1,4401 28572531 0,4004 1515945 8	2 2	3102588	\perp		_[_	1057388	- 1	43206032	2.2711	46308620	0.6490	46308373	247		
1402556 0.0289 15989489 1.1300 69568 0.0143 16059057 0.8441 17467515 0.2448 17467359 1477563 0.0282 38531712 2.7231 529506 0.1086 39061218 2.0532 4053781 0.5681 40537925 233167 0.0045 30040166 2.1223 99439 0.0204 3013066 0.4313 30778661 1175119 0.0225 26698673 1.48186 698739 0.1434 27397412 1.4401 2857263 0.4004 28572082 569059 0.0109 15501358 1.0855 688739 0.1434 27397412 1.4401 2857263 0.4004 28572082 274 0.0000 15501358 1.0855 52846 0.0107 1552783 0.8194 16156918 0.2264 16156459 274 0.0000 15076517 1.0655 52846 0.0107 152396 0.8194 16156918 0.1204 16156459 890481 0.0170 2	67	22/1429	L		_ _	339889	i	17308129	0.9098	19579558	0.2744	19579306	252		
14 / 7563 0.0282 38531712 2.7231 52956 0.1086 39061218 2.0532 40537926 40537926 233167 0.0045 30402183 2.1486 144186 0.026 30546369 16056 30778536 0.4313 30778661 451 0.0000 30031166 2.1223 99439 0.0204 30130166 0.4223 30130139 569059 0.0109 15501358 1.0868 698739 0.1434 15587859 0.8194 16156918 0.2254 16156459 274 0.0000 15076517 1.0655 52846 0.0107 15587863 0.7853 16156918 0.1226 15129154 890481 0.0170 33990717 2.4021 946894 0.1943 34937611 1.8365 35628092 0.5224 16156459 890481 0.0170 33990717 2.4021 946894 0.1943 34937611 1.8365 0.5021 1522954 0.1286 0.5000 0.5000 0.5416 0.5416	3	1408558				69568	0.0143	16059057	0.8441	17467615	0.2448	17467359	256		
23 Tot 10 (1) 20 Columb (1) 30402 183 2.1485 144186 0.0266 30546369 16056 30778536 0.4313 30778661 11 A51 (1) 0.0000 30031166 2.1223 99439 0.0204 30131056 0.4223 30130139 11 A51 (1) 0.0225 2.6698673 1.8688 698739 0.1434 27397412 1.4401 2857233 0.2264 1615648 274 0.0000 15501358 1.0955 66501 0.0177 15587859 0.8194 16156918 0.2264 16156459 890481 0.0170 33990717 2.4021 948894 0.1431 3492785 0.7953 16129637 0.5224 16129459 697890 0.0133 8404184 0.5939 0.1947 8490268 0.4463 9188148 0.1286 9187906 196 0.0000 766356 0.5416 44727 0.0092 770823 0.4052 7708429 0.1080 7708178	5	1477563			- 1	529506	0.1086	39061218	2.0532	40538781	0.5681	40537925	856		
451 0.0000 30031166 2.1223 99439 0.0204 30130605 1.6838 30131056 0.4223 30130139 1175119 0.0225 266968673 1.8868 698739 0.1434 27397412 1.4401 2657553 0.4004 26572032 550952 0.0100 1.5501358 1.0955 68501 0.0177 1.5587859 0.8194 16156963 0.2264 16156459 274 0.0000 15076517 1.0655 52846 0.0108 1512963 0.7953 1512963 0.2120 15129154 890481 0.017 4890268 0.1463 318390717 2.4021 346894 0.1477 8490268 0.4653 9184148 0.1286 3187906 196 0.0000 7663506 0.5416 0.0092 770823 0.4052 7708429 0.1080 7708178	25	79155	- !		- 1	144186	0.0296	30546369	1.6056	30779536	0.4313	30778661	875		
11/5119 0.0225 26696673 1.8668 568739 0.1434 27397412 1.4401 28572531 0.4004 28572062 569059 0.0109 15501358 1.0555 86501 0.0107 15587859 0.8194 16156918 0.2264 16156459 274 0.0000 15076517 1.0555 2.8246 0.0108 15129363 0.7953 15129637 0.2120 15129154 890481 0.0170 33990717 2.4021 346894 0.0173 3493761 1.8365 3582092 0.5021 35827854 697880 0.0133 8404184 0.5539 86084 0.0177 8490268 0.4652 7708429 0.1080 7708178 196 0.0000 7663506 0.5416 44727 0.092 7708233 0.4652 7708429 0.1080 7708178	33	451	_i	-	!.	99439	0.0204	30130605		30131056	0.4223	30130139	917		
569059 0.0109 15501358 1.0955 66501 0.0177 15587859 0.8194 16156918 0.2264 16156459 274 0.0000 15076517 1.0665 52846 0.0108 15129363 0.7953 15129637 0.2120 15129154 890481 0.0170 33990717 2.4021 946894 0.1943 34937611 1.8365 35828092 0.5021 35827854 697880 0.0133 8404184 0.5939 86084 0.0177 8490268 0.4653 9188148 0.1288 9187906 196 0.0000 7663506 0.5416 44727 0.0092 770823 0.4052 7708429 0.1080 7708178	3	11/5119	i		- 1	698739	0.1434	27397412		28572531	0.4004		449		
274 0.0000 15076517 1.0665 52846 0.0108 15129363 0.7953 15129637 0.2120 15129154 890481 0.0170 33990717 2.4021 346894 0.1943 34937611 1.8365 35828092 0.5021 35827854 697880 0.0133 8404184 0.5939 86084 0.0177 8490268 0.4463 9188148 0.1288 9187906 196 0.0000 7663506 0.5416 44727 0.0092 770823 0.4052 7708429 0.1080 7708178	32	569059	\perp			86501	0.0177	15587859	0.8194	16156918	0.2264	16156459	459		
890481 0.0170 33990717 2.4021 946894 0.1943 34937611 1.8365 35828092 0.5021 35827854 697880 0.0133 8404184 0.5939 86084 0.0177 8490268 0.4463 9188148 0.1288 9187906 196 0.0000 7663506 0.5416 44727 0.0092 770823 0.4052 7708429 0.1080 7708178	36	274	_			52846	0.0108	15129363	0.7953	15129637	0.2120	15129154	483		
697880 0.0133 8404184 0.5939 86084 0.0177 8490268 0.4463 9188148 0.1288 9187906 196 0.0000 7663506 0.5416 44727 0.0092 770823 0.4052 7708429 0.1080 7708178	37	890481	_	Ö	[946894	0.1943	34937611	1.8365	35828092	0.5021	35827854	238		
196 0.0000 7663506 0.5416 44727 0.0092 7708233 0.4052 7708429 0.1080 7708178	38	697880	-			86084	0.0177	8490268		9188148	0.1288	9187906	242		
	39	196	. 1			44727	0.0092	7708233		7708429	0.1080	7708178	251		

Table 10: Compress w/ Operating System, Compress Data

Comparison Com	Reference Statistics	;s:												
Seg-1661 Seg-1661 Seg-1662 Seg-1663 Seg-1663	Total Instruction Re	ferences	87045969											
11797940 11797940	Data Reads		22412010											
11797640 3.09452871 3.09452871 3.0946282 3.0946283 3.09452871 3.09452871 3.09452871 3.09452871 3.09452871 3.09452871 3.0946282 3.0946283	Data writes		8521661											
119797940 1197970 11	Total Data Referen	Ses	30933671											
16. % Feard % Wille % Total % Init(1)	Total References		117979640											
Fig. 1777 Section 20,0289 Fig. 2146 Section 2, 20,000 Fig. 20,	Miss Statistics:													
102501 17776 144600 12800 14600 15800 14600 15800 14600 14		_	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
6229750 0.7175 3991500 14,7280 1,929 1,929 4,929 1,929			4546006 2	0.2838	132145	1.5507	4678151	15.1232	5703202	4.8341	537959	5165239	4	
Foreign Control Cont	1 6236	1	4142362 1	8.4828	77742	0.9123		13,6424	4843783	4.1056	446116	4397663	4	
10011 0.010 1.2000 1.010 1.0000 1.00			3301508 1	4.7310	41380	0.4856		10.8066	3410481	2.8907	308475	3102002	4	
18954489 1.0024 4177006 12.6507 1.26607 1.26607 1.26607 470206 6.7550 457260 93207/56 1.26607 1.26608 1.26607 1.26607 470206 6.7550 470206 6.7550 470206 6.15706 470206 4.10706			2995041 1	3.3636	21010	0.2465	3016051	9.7501	3026362	2.5652	251970	2774388	4	
990940 1,11 417,2006 18,615 1,100 1,100 47,200 18,615 1,100 1,100 20,00 30,00				2.1836	220431	2.5867	5192217	16.7850	6787706	5.7533	458148	6329552	9	
1707 12294 39221 175465 402161 5177 400641 5177 400641 5170266 51813 372254 5587008 50061 5170267			4172066	8.6153	116601	1.3683	4288667	13.8641	4388031	3.7193	467269	3920756	9	
10,000 1			3923112	7.5045	83315	0.9777	4006427	12.9517	4036846	3.4216	411901	3624939	9	
7017.0 7000.0 5011443 7712673 2018.0 5210170 1373.0 61036.0 5210170 1373.0 13			5441962	4.2815	464169	5.4469	5906131	19.0929	6976266	5.9131	379254	6597008	4	
26051 0.0209 4.200009 19.75591 3.1341 4.516700 13.6419 3.6419 4.34811 3.6410 3.65492 5.65906 3.65000 2.7481 3.6410 3.65202 1.65404 2.9232 1.74804 2.94131 3.69043 3.69043 7.5586 0.0459 4.520376 2.7180 3.87886 1.6623 5.6596 3.84825 3.65021 7.9447 2.94251 3.69043 3.690444 3.690444 3.690444			5011443	2.3605	202187	2.3726	5213630	16.8542	5283757	4.4785	414062	4869691	4	
1057406 107680 2020870 275804 65227 R268616 267306 277306 204410 265804 65227 R26801 267306 267306 267306 267306 267306 267306 267306 267306 267306 267306 267306 267306 267306 267306 267306 267306 267306 267306 267306 267307 277306 277306 277405 277405 277406 277405 277406			4203069	8.7536	113691	1.3341	4316760	13.9549	4342811	3.6810	382464	3960343	4	
75566 0.0666 6200676 2.7130 3.6886 650960 2.7140 2.6866 2.6969 3.2466 3.7266 4.666081 2.6671 4.2862 3.6581 4.666061 <			7712673	14.4131	555842	6.5227	8268515	26.7298	9325921	7.9047	291315	9034602	4	
39921 0.0459 4.743509 2.14550 2.14717 2.6965 4.696701 6.0156 6.02544 4.25690 2.42750 4.69606 4.6000 0.0544 5.743506 6.6687 1.0240 3.74405 2.76401 3.1565 3.65507 <td></td> <td></td> <td>6203676</td> <td>7.6801</td> <td>327130</td> <td>3.8388</td> <td>6530806</td> <td>21.1123</td> <td>6606392</td> <td>5.5996</td> <td>338682</td> <td>6267706</td> <td>4</td> <td></td>			6203676	7.6801	327130	3.8388	6530806	21.1123	6606392	5.5996	338682	6267706	4	
82225 0.0945 4510650 20,1260 155451 18242 4666101 15,0042 4746326 40,2476 391799 46508 0.0100 0.0110 0.044803 1.0266 1.0656 31,666 3.2566<			7	21,1650	241717	2.8365		16.1158	5025141	4.2593	344276	4680861	4	
46500 0.0534 3733566 16.6687 65694 1,0056 3619260 12.3466 365756 3174865 377406 375401 3754			7	20.1260	155451	1.8242		15.0842	4748326	4.0247	391799	4356521	9	
9551 0.0110 3641835 16.2496 72630 0.4426 12.0076 3724016 3.1566 317865 317865 317866 3174466 12.0076 3724016 376714 377018 376714 377018 376714 377018 376714 377018 376714 377018 376714 377018 377				16.6587	85694	1.0056	3819250	12.3466	3865758	3.2766	345536	3520216	9	
58771 0.0675 4919384 21.9496 376754 4.4211 5296136 17.1209 534900 4.5368 34015 42506 0.0488 3912600 1.14576 1.1332 4026125 13.0153 4068630 3.4466 352038 7200 0.0630 6687265 2.9884 42659 4.9833 7121914 23.0222 7778633 6.0846 310023 39634 0.0650 6687265 2.9884 42659 4.9833 7121914 23.0203 371065 4843877 4.1057 331073 39634 0.0650 4163921 16.5790 94288 1.1065 4258211 13.766 4843877 4.1057 311073 5104 0.0059 446788 16.2106 1.00613 1.1065 425822 11.1757 346230 2.27125 6663 0.0077 3446786 16.5102 1.0661 1.1680 352222 11.1767 346230 2.27125 5150 0.0059 379084 16.21			3641835	16.2495	72630	0.8523	3714465	12.0078	3724016	3.1565	317865	3406145	9	
42506 0.0488 3912600 17.4576 113525 1.3022 4006105 3609736 36.9089 36.2490 3609736 36.9080 36.0408 3609736 16.9080 40.6632 3606985 12.4903 3670896 3.2810 37018 7201 0.00650 4663717 20.6279 424665 4.9803 7.1063 3670896 3.2810 337018 39634 0.0455 462317 20.6279 181126 2.1256 4804243 15.5008 44043877 4.1057 331979 5104 0.0059 4163923 18.5790 94288 1.1066 4258211 13.7656 4263315 3.6176 31979 6663 0.0077 3446798 15.302 776131 1.0883 3522929 11.387 374164 3.7101 2.68657 5935 0.0065 3746786 15.3062 0.8261 345056 1.2063 329649 1.0661 345066 1.2070 374116 3.7116 3.71669 3.24166 3.24166 </td <td></td> <td></td> <td>4</td> <td>1.9498</td> <td>376754</td> <td>4.4211</td> <td>5296138</td> <td>17.1209</td> <td>5354909</td> <td>4.5388</td> <td>340015</td> <td>5014890</td> <td>4</td> <td></td>			4	1.9498	376754	4.4211	5296138	17.1209	5354909	4.5388	340015	5014890	4	
7201 0.0063 3809735 16.986 53960 0.6532 3863695 12.4903 387089 3.2010 337018 56619 0.0650 6697255 29.8824 424659 4.9833 7121914 23.0222 7178533 6.0446 318023 39634 0.0455 4623117 20.6279 11065 4.98031 1.3756 4843877 4.057 31979 5164 0.0055 4623177 16.2108 1.00613 1.1065 425821 12.0709 3741164 3.171 271575 6663 0.0077 3446798 15.3192 76131 0.8934 3522929 11.3867 362962 2.9917 256857 5150 0.0065 3786669 15.109 7039 0.8261 1.1417 346290 2.9917 256856 5150 0.0065 378606 1.0661 388120 1.2,469 3.1417 268279 4816 0.0055 378606 1.0661 388120 1.1416 3.291				17.4576	113525	1.3322	4026125	13.0153	4068630	3.4486	352098	3716528	4	
56619 0.0650 6687255 29.8824 424659 4.9833 7121914 23.0232 717853 6.0846 318023 39634 0.0455 462317 20.6279 181126 2.1255 4804243 15.5308 4443877 4.1057 331979 5104 0.0045 4163217 18.5792 18.5792 16.186 4258211 17.656 4263315 3.6136 34187 7144 0.0083 3633167 18.5792 76131 0.881 3522929 12.0709 374164 3.017 27155 6663 0.0077 3446796 15.1109 70396 0.8261 373390 12.0569 2.9352 2.9371 256957 5150 0.0059 3790561 16.9122 90849 1.0661 3861210 12.5469 386300 2.9352 2.9371 256967 4199 0.0055 3790561 16.8556 1.1767 366590 2.9351 2.9364 4.17310 2.9364 2.9352 2.9964 2.174				9866.9	53960	0.6332	3863695	12.4903	3870896	3.2810	337018	3533874	4	
39634 0.0455 4623117 20.6279 181126 2.1255 4804243 15.500 4843877 4.1057 331979 5104 0.0059 4163923 18.5790 94268 1.1065 4268211 13.766 4263315 3.6136 347867 5104 0.0083 3633167 16.2108 1.0063 3723920 12.0709 3524592 2.9171 256957 5935 0.0068 3730659 15.109 70396 0.2821 362392 13.0867 359052 2.9177 256957 5150 0.0059 3730669 15.061 3861210 12.5469 386360 3.017 268277 4739 0.0059 3790361 16.5122 90849 1.0661 3861210 12.5469 386360 3.017 268272 4739 0.0059 3791876 15.9962 69536 0.8160 365303 1.9174 3692960 3.0177 3692960 3.0177 3692960 3.01742 3692960 3.0174 369				9.8824	424659	4.9833	7121914	23.0232	7178533	6.0846	318023	6860506	4	
5104 0.0059 4163923 16.5790 94286 1.1065 4258211 13.7656 4263315 3.6136 347857 7184 0.0063 363167 16.2108 1.0661 373390 12.0709 3741164 3.1710 271575 663 0.0077 346796 15.1109 70396 0.8847055 11.1757 3462990 2.9957 2.58557 5150 0.0058 3780661 16.9122 90649 1.0661 3861210 12.5469 386390 2.9352 227529 4799 0.0058 3780661 16.9122 90649 1.0661 3861210 12.5469 3.2941 268627 4799 0.0058 3790661 16.9162 69536 0.8160 3654603 1.14127 3653610 2.9064 4816 0.0056 3491876 15.3962 69576 0.4517 353036 1.4112 365161 3.1047 3865 0.0044 16.617 352036 1.41412 36518 2.1456			4623117	9.6279	181126	2.1255		15.5308	4843877	4.1057	331979	4511894	4	
7184 0.0083 363167 16.2108 100813 1.1830 3733960 12.0709 3741164 3.1710 271575 6663 0.0077 346798 15.3792 76131 0.8834 3522929 11.3867 3529592 2.9917 256957 5535 0.0068 3386699 15.1109 70396 0.8261 346705 11.1757 3462990 2.9917 256967 4799 0.0055 3790361 16.9122 90849 1.0661 3654603 11.8143 3653618 2.9917 268627 4816 0.0055 3790361 16.5804 38491 0.4517 3530367 11.4127 3655402 3.1017 268627 3665 0.0045 3777649 16.5804 36491 0.4517 3530367 1.4127 3655402 3.1017 268627 3665 0.0042 377749 16.2746 36757 1.216 3873224 1.2511 387376 3.294 251559 3965 0.0042			`	18.5790	94288	1.1065		13.7656	4263315	3.6136	347857	3915454	4	
6666 0.0077 3446796 15.3792 76131 0.8934 3522929 11.3867 3529502 2.9917 256957 5935 0.0068 3386659 15.1109 70396 0.8261 11.1757 3462990 2.9352 227529 4799 0.0055 3780669 16.9122 90849 1.0661 3881210 12.5469 3886360 2.9352 227529 4799 0.0055 3585067 15.9804 38491 0.4517 3550367 11.4127 3655402 3.017 268627 3665 0.0045 3787649 16.5804 38491 0.4517 3550367 11.4127 355318 2.9964 251259 3875 0.0045 3777649 16.855 95575 1.1216 387324 12.511 368139 3.685139 3.165 2.9964 251559 3875 0.0045 3777649 16.855 95575 1.1216 3873244 1.0144 3438025 2.1417 1.0144 3438025 2.141<			3633167	6.2108	100813	1.1830			3741164	3.1710	271575	3469681	8	
6935 0.0068 3386659 15.1109 70396 0.8261 3457055 11.1757 3462990 2.9352 227529 5150 0.0059 3790361 16.9122 90849 1.0661 3881210 12.5489 3886360 3.2941 263802 4816 0.0055 358007 15.9962 6.6578 0.4517 3650308 3.1017 288277 3665 0.0042 3491876 15.9964 38491 0.4517 3650308 3.1017 288279 3665 0.0042 3491876 15.8964 38491 0.4517 3650308 1.4127 35371 289279 3875 0.0045 3777649 16.855 9.557 1.1216 3673224 1.5211 387799 328613 3.125 3.04770 2464 0.0045 377649 16.855 9.557 1.216 367324 1.5216 37749 191746 2464 0.0045 375608 1.4876 35567 0.4435 323541			3446798	15.3792	76131	0.8934	3522929	11.3887	3529592	2.9917	256957	3272629	9	
5150 0.0059 3790361 16.9122 90849 1.0661 3881210 12.5469 3886360 3.2941 263802 4799 0.0055 355607 15.9962 69536 0.8160 3654603 11.8143 3659402 3.1017 268627 365 0.0055 3491876 15.5804 3.6177 350305 1.4781 3530367 1.4172 36536183 2.9964 251259 366 0.0045 3777649 16.8555 95575 1.1216 347324 12.5211 387709 3.9685 3.968102 3.1285 288656 4116 0.0045 377649 16.8555 95575 1.1216 347324 12.5211 387709 3.9687 323567 3.35886 3.3488 3.3488 3.3488 <		_ 1	3386659	15.1109	20396	0.8261	3457055	11.1757	3462990	2.9352	227529	3235455	9	
4799 0.0055 3585067 15.9962 6956 0.8160 3654003 11.8143 3659402 3.1017 268627 4816 0.0055 3491876 15.8604 36491 0.4517 3530867 11.4127 3535183 2.9964 251259 3655 0.0042 404347 18.0416 125958 1.4781 4169435 13.4786 4173100 3.5371 289626 4116 0.0045 3777649 16.8555 95575 1.1216 3873224 12.511 3877099 3.2862 288856 3953 0.0045 377694 6.8555 1.216 3473224 12.511 347099 1.8977 30477 416 0.0045 3369811 16.276 64261 0.7541 3434072 11.1014 3438025 2.9141 211503 2860 0.0045 3256281 14.276 37792 0.4436 325624 1.7310 323652 2.9141 211503 1713 0.0020 3199548			3790361	16.9122	90849	1.0661	3881210	12.5469	3886360	3.2941	263802	3622554	4	
4816 0.0055 3491876 15.5804 38491 0.4517 3530387 11.4127 3535183 2.9964 251259 3665 0.0042 4043477 18.0416 125958 1.4781 4169435 13.4766 4173100 3.5371 288279 3875 0.0045 377649 16.8555 33572 1.211 3877099 3.2862 28856 3953 0.0045 377649 16.855 0.3939 0.3910 318679 3.2862 2.9141 211503 2464 0.0026 3368411 15.0357 64261 0.7541 3434072 11.1014 3438025 2.9141 211503 2464 0.0026 3233512 14.4276 37792 0.4435 3271304 10.5752 3273768 2.7749 191745 1713 0.0020 3199548 14.2760 35698 0.4189 3235244 10.4567 3236952 3.749 191745 1811 0.0021 317306 14.8015 2.7489		- 1	3585067	2966.5	69536	0.8160	3654603	11.8143	3659402	3.1017	268627	3390771	4	
3666 0 0042 404347/1 [8.0416 125968 14781 4169435 134786 4173100 3.5371 283279 3875 0 0045 3777649 16.8555 95575 1.216 387324 12.521 3877099 3.286 288856 3875 0 0045 3777649 16.8555 95575 1.216 387324 12.521 3877099 3.286 288856 3955 0 0045 3368811 16.2746 43567 0.3439 3681109 3.1235 304770 2464 0 0028 3233512 14.276 37792 0.4435 3271304 10.5762 3273768 2.743 191745 1713 0.0020 3199548 14.2760 35698 0.4189 3235248 10.4587 3236952 2.7437 179581 2860 0.0021 3356383 14.2760 35698 0.2492 3339864 10.7926 3.8057 2.8697 2.8697 1811 0.0021 3317306 14.8015 2.248		ł	3491876	15.5804	38491	0.4517	3530367	11.4127	3535183	2.9964	251259	3283920	4	
3875 0.0045 3777649 1.6855 95575 1.1216 387324 1.2511 3877099 3.2862 288856 4116 0.0047 3847465 16.2746 33567 0.3339 3681023 11.6947 3685139 3.1235 304770 2464 0.0045 3369811 15.0357 64261 0.7443 37730 1.11014 3438025 2.9141 211503 2464 0.0028 3233512 14.4276 37792 0.4435 3235246 10.6752 3273768 2.7437 179581 2860 0.0028 355681 14.2760 35698 0.4189 3255246 10.4567 3236952 2.7437 179581 2860 0.0023 3524497 15.7259 72172 0.8469 3596669 11.6270 3599529 3.0510 232591 1811 0.0021 3317306 14.8015 2.748 0.2435 3339864 10.7926 3339900 2.8309 2.2402 2117 0.0014		Ì	4043477	18.0416	125958	1.4781	4169435		4173100	3.5371	283279	3889817	4	
4116 0.0047 3647456 16.2746 33567 0.3939 3681023 11.8997 365139 3.1235 304770 3953 0.0045 3369811 15.0357 64261 0.7541 3434072 11.1014 3438025 2.9141 211503 2464 0.0028 3233512 14.4276 3792 0.4435 3271304 10.5752 3278058 2.7749 191745 2860 0.0023 356349 14.2760 356966 17.487 3536959 2.7437 1792 36469 3586669 1.6487 359659 2.7437 179581 1811 0.0024 3356383 14.9756 2.7483 0.3225 3383864 10.7926 33697 2.8697 221777 1356 0.0016 3317306 14.9756 2.27483 0.2492 333854 10.7926 3339900 2.8309 2.3402 2117 0.0024 3684337 16.4391 83660 0.9817 376794 11.3029 3497886 2.9648			Ĭ	16.8555	95575	1.1216			3877099	3.2862	288856	3588239	4	
3955 0.0046 3369811 15.0357 64261 0.7541 3434072 11.1014 3438025 2.9141 2.11503 2464 0.0028 3235512 14.4276 37792 0.4435 3271304 10.5752 3273768 2.7749 191745 1713 0.0020 3199548 14.2760 35698 0.4189 3235246 10.4567 3236959 2.7437 179581 2860 0.0033 3524497 15.7259 2.7483 0.3225 3383866 10.4507 336957 2.8697 231777 1366 0.0016 3317306 14.8015 8.3686 0.2492 3338544 10.7926 333990 2.8309 2117 0.0024 3684337 16.4391 83660 0.9817 3767997 11.1009 3497886 2.9648 2.9648 1472 0.0017 346791 15.4737 28443 0.2318 349414 11.1268 3443148 2.9184 2.96756				16.2746	33567	0.3939			3685139	3.1235	304770	3380365	4	
2464 0.0028 3233512 14.4276 37792 0.4435 3271304 10.5752 3273768 2.7749 191745 1713 0.0020 3199548 14.2760 35698 0.4189 3255246 10.4667 3236959 2.7437 179561 2860 0.0033 3554497 15.7259 72172 0.8469 3596669 11.6270 3589529 3.0510 232591 1811 0.0021 3356383 14.9758 2.7248 0.3225 3388661 10.3391 3386577 2.8097 221777 2117 0.0024 3317306 14.8015 2.1238 0.2492 3338544 10.7926 333990 2.8309 227402 2117 0.0024 3684337 16.4391 83660 0.9817 17.1029 3497886 2.9648 2.9648 1472 0.0017 3467971 15.4737 28443 0.3338 3496414 11.12029 3497886 2.9648 2.9648 2.9648 2.9648 2.9648 <t< td=""><td></td><td></td><td></td><td>15.0357</td><td>64261</td><td>0.7541</td><td>3434072</td><td></td><td>3438025</td><td>2.9141</td><td>211503</td><td>3226513</td><td>6</td><td></td></t<>				15.0357	64261	0.7541	3434072		3438025	2.9141	211503	3226513	6	
1713 0.0020 3199548 14.2760 35698 0.4189 3235244 10.4587 3236959 2.7437 179561 2860 0.0033 3524497 15.7259 72172 0.8469 356666 11.6270 3599529 3.0510 232591 1811 0.0021 3356383 14.9758 2.27483 0.2492 338866 10.9391 3386677 2.8697 221777 2117 0.0024 3317306 14.8015 2.1238 0.2492 3338544 10.7926 333900 2.8309 227402 2117 0.0024 3644371 15.4377 28443 0.3338 3496414 11.3029 349786 2.9648 25648 1472 0.0014 3421706 15.2673 20208 0.2371 3441914 11.1268 3443148 2.9184 268756			Ü	14.4276	37792	0.4435	3271304		3273768	2.7749	191745	3082016	7	
2860 0.0033 3524497 15.7259 72172 0.8469 3586669 11.6270 3599529 3.0510 232591 1811 0.0021 3356383 14.9758 27483 0.2225 3363864 10.9391 3386677 2.8697 2.8177 1356 0.0016 3317306 14.8015 2.1238 0.2492 333894 10.7926 3338900 2.8309 227402 2117 0.0024 3684337 16.4391 83660 0.3817 3767991 31.956 2.9648 252668 1472 0.0014 3461716 15.473 2.8449 0.3338 346644 11.3029 3497886 2.9648 256781 1234 0.0014 3421706 15.2673 20208 0.2371 3441914 11.1268 3443148 2.9184 268756			3199548	14.2760	35698	0.4189	3235246	10.4587	3236959	2.7437	179581	3057374	4	
1811 0.0021 3356383 14.9758 27483 0.3225 3383866 10.9391 3385677 2.8697 231177 1356 0.0016 3317306 14.8015 21238 0.2492 3338544 10.7926 3339900 2.8309 227402 2117 0.0024 3684337 16.4391 83660 0.9817 3767997 12.1809 3770114 3.1956 232668 1472 0.0017 3467971 15.4737 28443 0.3338 3496414 11.3029 3497886 2.9648 256781 1234 0.0014 3421706 15.2673 20208 0.2371 3441914 11.1268 3443148 2.9184 268756			3524497	15.7259	72172	0.8469	3596669	11.6270	3599529	3.0510	232591	3366934	4	
1356 0.0016 3317306 14.8015 21238 0.2492 3338544 10.7926 3339900 2.8309 227402 2117 0.0024 3684337 16.4391 83660 0.9817 3767997 12.1809 3770114 3.1956 232668 1472 0.0017 3467971 15.4737 28443 0.3338 3496414 11.3029 3497886 2.9648 256781 1234 0.0014 3421706 15.2673 20208 0.2371 3441914 11.1268 3443148 2.9184 268756			3356383	14.9758	27483	0.3225	3383866	10.9391	3385677	2.8697	231177	3154496	4	
2117 0.0024 3684337 16.4391 83660 0.9817 3767997 12.1809 3770114 3.1956 232668 1472 0.0017 3467971 15.4737 28443 0.3338 3496414 11.3029 3497886 2.9648 256781 1234 0.0014 3421706 15.2673 20208 0.2371 3441914 11.1268 3443148 2.9184 268756		- 1	3317306	14.8015	21238	0.2492	3338544	10.7926	3339900	2.8309	227402	3112494	4	
1472 0.0017 3467971 15.4737 28443 0.3338 3496414 11.3029 3497886 2.9648 2.9648 256781 1234 0.0014 3421706 15.2673 20208 0.2371 3441914 11.1268 3443148 2.9184 2.9184			``	16.4391	83660	0.9817		12.1809	3770114	3.1956	232668	3537442	4	
1234 0.0014 3421706 15.2673 20208 0.2371 3441914 11.1268 3443148 2.9184 268756				15.4737	28443	0.3338	3496414	11.3029	3497886	2.9648	256781	3241101	4	
				15.2673	20208	0.2371	3441914	11.1268	3443148	2.9184	268756	3174388	4	

Table 11: Compress w/ Operating System, Operating System Data

attriction retremess and status anumerican and status and status and status and status and status a	eference	Hererence Statistics:			1										
1516924 1516924	lai instr	Icilion Helere	ences	2267602											
282 282	ila Reac	S		1518924											
95. Fleed % Ordet % Total % Imi(1) Imi(2) 96. Fleed % Write % Total % Imi(1) Imi(1) Imi(1) Imi(1) 97. 6.2756 4.42622 229.1465 95040 11.3275 940739 11.9260 4002690 16.2761 14.0761 55090 400739 11.9260 400739 11.9260 400739 17.017	ta write			802242											
% Readed % Willie % Total % Int(0) Int(1) Int(1) Int(1) 2% 4.66 4.46 5.2 1.0 1.2 2.0 1.0	tal Data	References		2321166											
1,	tal Refe	rences		7888768											
17246 26,000 26	ss Statl	stlcs:													
406077 22756 448022 2814 448010 15875 58586 20773 940730 19.0050 657396 6775 67801	Cache	Inst	%	Read	%	Write	%	Data	%	Total	8	int(o)	int(4)	int/O)	10/101
320028 2.5176.5 2027.25 13.8479 5.626.9 1.566.9 2.646.9 1.41010 17.8689 2.626.9 2.62	0	405077	7.2756	442622	29.1405	93040		535662	23 0773	940739	_	402690	E0700E	111(2)	(S)
120180 2.0276 10.847 68220 7.3841 261968 11.2869 46202 6.3430 6.0013 440010 201751 6.2210 46220 10.8473 10.8412 10.8491 2.01451 6.6749 27.8331 4.1877 4.84891 10.8471 2.01451 6.2549 27.8343 4.8497 4.8497 4.8497 4.84991 4.84991 4.84991 27.8331 4.84991 4	1	312348	5.6101		22.2136	76603	1	414010	17 8363	726358		402000	32/932	124	
12216 2.3202 16.5278 10.8617 3.6173 4.5000 20.4511 6.6783 3.00331 4.1817 26.5414 3.00331 4.1817 26.5414 3.00331 4.1817 26.5414 3.00331 4.1817 26.5414 3.00331 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 4.1817 26.5414 26.	2	206867	3.7155	202735	13.3473	59230		261066	11 2850	460000	_	200030	4460/6	752	
3-57-51 6.4216 6.6226 5.2741 6.622 6.7416 6.622 6.7416 6.622 6.7416 <td>က</td> <td>129180</td> <td>2.3202</td> <td>165278</td> <td>10.8813</td> <td>36173</td> <td>_</td> <td></td> <td>0 6790</td> <td>40000</td> <td></td> <td>100013</td> <td>308311</td> <td>208</td> <td></td>	က	129180	2.3202	165278	10.8813	36173	_		0 6790	40000		100013	308311	208	
36,4166 6,5867 467776 6,7776 6,7776 6,7776 6,7776 6,7776 6,7776 6,7776 6,7776 6,7776 6,7776 6,7776 6,7776 6,7776 6,7776 6,7776 6,7776 6,7776 7,7774	4	357511	6.4213	493350	32 4802	149469	<u> </u>			330631	`	6/83/	251744	208	
280238 5.2151 460057 0.2083 11.0203 0.14.28 2.68 19.8 1.68 19.8	r.	354136	6.3607	467378	30 7702	148408	_	042818	27.6938	0550001		541979	458101	250	
2671 37 46168 53397 36.2523 104.2697 10.2687 0.9689 11.3704 444864 11.3704 444864 11.3704 444864 11.3704 444864 11.3704 444864 11.3704 11.4037 26.252 26.252 11.4549 456401 20.252 11.4037 26.262 11.2044 12.5017 656809 28.8811 12.6017 66680 26.242 17.0064	9	290358	5 2151	460057	20 2882	146657		61421	26.4615	968351		500868	467233	250	
253271 45600 45800 302260 47826 37826 263271 45600 45600 302262 97921 12.1772 66691 23.891 10.2014 41070 10.2014 12.0017 400991 10.2024 41070	1	257137	4 6185	524077	25 0000	140307		29909	4 26.1345	896982		484864	411868	250	
2.0267.8 3.7869.9 4.084016 3.02.20. 91/31 1.2.10/1.4 5.656698 2.3383 7.0064-9 9.64241 1414027 2.037.8 3.5266 4.084016 3.02.20. 90.20.20. 10.004 12.0017 6.50998 2.3383 7.0064-9 9.6421 10.004 2.50178 7.0064-9 9.6421 10.004 2.50189 2.3481 10.004 3.0078 9.00689 3.0078 9.00689 3.0078 9.00689 3.0078 9.00689 9.00689 3.0078 9.00689 <t< td=""><td>- α</td><td>101100</td><td>20107</td><td>118180</td><td>35.0233</td><td>102472</td><td></td><td>63444</td><td>9 27.3332</td><td>891586</td><td></td><td>512236</td><td>379226</td><td>124</td><td></td></t<>	- α	101100	20107	118180	35.0233	102472		63444	9 27.3332	891586		512236	379226	124	
CASTOR STATE CASTOR CA	0 0	177000	0.0450	459508	30.2522	97131	12.1074	556638	23.9810	809910		395749	414037	124	
194545 3,2268 45,000 4	D (209/28	3.7669	454015	29.8906	96921		550936	3 23.7353	760664		378098	382442	124	
2.02024 845075 845075 80209 810404 10.0064 5.31659 7.31659 7.5644 9.6130 4.19660 336572 27/1541 4.8172 4.61547 6.0279 10.0066 6.3125 5.21182 7.2034 7.2064 3.7279 3.75360	2 ;	196456	3.5286	565678	37.2420	100294		665972		862428		571062	291306	09	
1886 2.1864 2.274 2.2 2.266 2.225 2.2916 2.22916 2.22916 2.22916 2.22916 2.22916 2.22916 2.22916 2.2296 2.22916 2.22916 2.2291 2.2291 2.2291	= ;	220249	3.9559	457075	30.0920	81094		538169	23.1853	758418		419686	338672	09	
271541 4,8772 4,6870 12,446 4,8772 4,6870 12,448 4,8772 4,6870 12,448 4,8772 4,6870 12,448 2,1108 3,7814 4,8772 4,6870 12,468 2,8783 3,6828 2,8682 1,8783 3,48429 3,4429 1,7790 3,7964 2,8968 1,2226 11,682 4,6106 1,146 2,6110 4,4121 7,6112 9,6110 7,818 3,7894 2,8169 1,4176 3,84429 3,7894 2,8169 1,4176 3,8164 4,1176 3,8164 4,1176 3,8164 1,789 3,8172 7,817 3,8172 7,817 3,8172 7,817 3,8172 7,817 3,8172 7,817 3,8172 7,817 3,8172 7,817 3,8172 7,817 3,8172 7,817 3,8184 3,717 3,8172 7,817 3,8184 3,717 3,8184 3,8184 3,8184 3,8184 3,8184 3,8184 3,8184 3,8184 3,8184 3,8184 3,8184 3	72	188872	3.3923	451543	29.7278	80279	10.0068	531822	22.9118	720694		376368	344266	09	
177809 3.7814 358628 23.8504 122246 15.230 481174 20.7886 687263 8.7752 346228 3.7877 177800 3.4830 4.77050 31.4876 3.4830 4.61013 31.46 32.3816 37.777 184474 3.4830 4.77050 3.4850 13.285 11.582 56648 2.44121 781170 3.28665 37.777 184747 2.3806 37.986 12.3815 4.61005 19.8954 619180 7.4807 2.50536 338687 185736 2.28159 4.70023 28.786 10.3156 4.61005 19.8954 619180 7.4807 2.50636 338677 186779 2.28159 4.70023 31.4712 8.61043 1.477 4.00511 338677 1.477 4.00511 338678 1.477 4.00511 338678 1.477 4.00511 338678 1.477 4.00511 338678 1.477 4.00511 338678 1.477 4.00511 338678 1.477 4.00511	<u>و</u>	271541	4.8772	416370	27.4122	130866		547236	3 23.5759	818777	,	426603	391668	506	
17730 31986 339844 22.3812 12.225 15.2397 462213 19.9130 640143 81146 321865 317772 17730 31986 379047 24.9550 24.4721 761120 94.481 42.9910 339868 15.7375 2.8266 379047 24.9550 24.7765 0.1586 0.1584 46.8008 19.7316 619180 7.8499 268877 325051 12.6759 2.8159 477022 26.3826 86.394 8.5045 5.8486 619180 7.8499 2.86987 325051 12.6862 1.7703 326260 25.8656 86.234 8.5045 46.8064 19.8245 5.9446 7.0917 2.1440 37.9424 12.6869 2.6221 301130 19.8252 110704 13.7993 411824 17.7425 5.5946 7.0711 2.85593 2.77241 12.6910 2.2243 301130 19.8252 110704 13.7993 411824 17.7425 5.5946 7.0917 2.1440 37.9424 12.6910 2.2243 301130 19.8252 110704 13.7993 411824 17.7425 5.5946 5.24565 2.24565 2.24666 13.4714 2.0263 2.2476 4.7475 10.1996 12.7139 36.8523 15.8090 492465 6.2425 2.24565 2.24666 13.6910 1.6502 2.2476 4.7475 10.1996 12.7139 36.8523 15.8090 492465 5.24665 2.24666 2.24666 13.6910 1.6502 2.2476 4.7475 10.1996 2.2328 38.6035 16.5800 48.746 5.24666 2.24666	4	211089	3.7914	358928	23.6304	122246		481174	1 20.7298	692263		346328	345429	506	
15474 3.489	2 9	177930	3.1958	339954	22.3812	122259		462210	19.9130	640143	<u> </u>	321865	317772	506	
15775 2.8856 3799047 24,5550 82758 10.3158 461805 19.8854 619180 7.8499 266877 352051 15775 2.81569 478023 314715 86639 10.8245 564862 20.2425 58172 7.5009 2.50536 336977 156779 2.8159 478023 314712 86639 10.8245 564862 20.2425 58172 7.5009 2.50536 3318047 12.8560 2.85656 2.85656 2.85656 2.85656 2.85656 2.85656 2.86565 2.85656 2.865	0 !	1944/4	3.4930	477050	31.4071	89596	11.1682	566646	3 24.4121	761120		420910	339958	252	
15370 2.3306 3/7806 24.7785 81642 10.1767 458008 19.7318 51776 7.5009 339977 318007 3	> 0	15/3/5	2.8266	379047	24.9550	82758	10.3158	461805	19.8954	619180			352051	252	
100779 2.1899 4.00732 2.14712 8.6829 10.8245 5.6564 6.02425 5.02425	0 0	159757	2.3300	3/6366	24.7785	81642		458006	3 19.7318	587765			336977	252	
1.1009 2.1009 2.50644 3.9162 7.5009 2.59644 3.9164 1.1009 2.1003 39265 25.8055 68234 4.60864 10.8557 55.8046 7.001 2.14480 347842 1.4586 2.6221 30130 19.8557 110704 13.7893 411834 17.425 55.8023 27.41480 27.1214 1.2510 2.2243 264957 17.4437 101986 12.7139 366953 15.8000 422463 6.2426 224639 256606 1.13474 2.0361 2.22478 14.7129 97270 12.1248 320748 13.8184 434222 5.6043 224689 225783 264957 17.4189 97270 12.1248 320748 14.8187 14.4853 266485 25.800 488466 5.7531 144853 266485 25.8047 25.8047 25.8047 25.8047 25.8047 25.8047 25.8047 25.8047 25.8047 25.8047 25.8048 25.8047 25.8047 25.8047	2 8	124860	2.0139	478023	31.4712	86839	_	564862	24.3353	721641			318007	124	
1550 2.2543 392850 2.2546 2.2546 2.2546 2.2546 2.2546 2.2546 2.2546 2.2546 2.2546 2.2546 2.2546 2.25478 1.7425 2.25478 1.7425 2.25478 1.7425 2.25478 1.7427 2.25478 1.7427 2.25478 1.7427 2.25478 1.7427 2.25478 1.7447 2.25478 1.7447 2.25478 1.7447 2.25478 1.7427 2.25478 1.7427 2.25478 1.7427 2.25478 1.7427 2.25478 1.7427 2.25478 1.7427 2.25478 1.7427 2.25478	3 2	600171	6002	400/32	26.3826	69131		469860	3 20.2425	591732			331964	124	
145368 2.6243 26130 19.8569 411834 17.7425 557823 7.0711 285593 271214 1.2543 2.6431 2.6432 1.01996 12.7139 366953 15.8090 492465 6.2426 234639 25606 1.13474 2.2543 2.64376 1.7129 97270 12.1248 320748 1.8184 2.6426 23465 26506 1.13474 2.2543 2.64728 7.7039 1.23124 320748 1.818453 26606 224565 26564 26526 361967 1.81846 5.6104 224665 26346 5.786 361967 1.81846 5.783 161602 22466 26529 8.1807 329426 14.1923 413224 5.283 161602 251124 26569 8.1807 329426 14.1923 413224 5.283 161602 251124 25869 6.9232 14.1923 413224 5.2485 5.610 329424 26869 6.9234 17.107 46668 5.9181	- 6	20005	507/1	392650	25.8505	68234	_	460884	19.8557	559446		211480	347842	124	
1,253 to 1,254 to 1,7443 101996 12,7139 366653 15,8090 492463 6.2426 234839 256606 1,301	77 8	10000	1229.2	301130	19.8252	110704		411834	17.7425	557823	[285593	271214	1016	
103704 2.0361 224716 14.7129 31270 12.1248 320748 13.8184 434222 5.5043 2.06021 2.27183 103704 1.8627 220362 19.2283 29.228 36.5365 16.5860 488740 6.1954 2.24565 26.5847 103705 2.26552 2.2655 2.2655 2.2655 2.2655 2.2655 2.2655 2.2655 2.2655 2.26485 1.5053 2.265797 17.3674 6.6529 8.1807 329462 17.3674 413234 5.2381 161602 2.21124 1.5635 1.4176 340717 22.4315 62.125 7.1377 397168 17.1107 466869 5.9181 17.7808 2.28809 1.556 2.286797 15.7244 5.7262 7.1377 397168 17.1107 466869 5.9181 17.7808 2.28809 1.556 2.2897 15.7244 5.5655 6.3887 7.9623 37.084 4.2635 5.6110 137647 304736 2.2897 1.5242 5.5064 6.8638 2.40436 10.3564 3.7893 4.8098 1.56510 2.32419 2.2957 1.1101 5.1564 6.8038 2.40436 14.1523 37.943 4.8098 1.56510 2.32419 2.2958 1.2867 1.1101 5.1242 5.5064 6.8038 2.20397 9.4954 3.7943 4.8098 1.56510 2.32419 2.2978 2.26257 18.1877 5.2241 6.5119 2.28428 11.8624 31.8257 4.8098 1.56510 2.32419 2.2978 2.2665 2.26657 14.3203 2.26657 2.26657 1.5742 3.05686 3.8750 7.7933 2.27245 2.2978 2.26555 2.26555 2.26555 2.26555 2.26555 2.26555 2.26555 2.26555 2.26555 2.26555	3 2	01 6521	2.2543	264957	17.4437	101996		366950	15.8090	492463	- 1		256606	1018	
91802/10 1.302/10 1.302/10 1.302/10 1.302/10 1.302/10 1.302/10 1.302/10 1.302/10 1.302/10 1.302/10 1.302/10 1.6503 2.20362 1.9036 1.6503 2.20362 1.9036 2.2036 1.6503 2.6504 2.5346 5.7531 1.44853 2.6485 2.6485 2.6485 2.6485 2.65124 2.6568 8.1807 2.2046 1.1323 4.1323 4.1323 4.1323 1.61602 2.65124 2.66124 2.66124 2.66124 2.66124 2.66124 2.66124 2.66124 2.66124 2.66124 2.6612	, L	1004/4	2.0381	2234/8	14./129	97270		320748	13.8184	434222	- 1		227183	1018	
91864 1.5503 293582 19,3283 66380 8,526 361962 16,594 453846 5,7531 184853 268485 93808 1,5063 26373 17,3674 66529 8,1807 329426 14,1923 412234 5,2383 161602 251124 78936 1,5063 62127 7,1476 62125 7,1477 39746 17,107 46869 5,9181 177808 28809 6222 1,1536 322741 21,240 55665 6,9367 376406 17,107 46869 5,9181 177808 28809 68293 1,2266 238917 15,7294 63877 7,9623 302794 13,049 37634 19374 19136 68293 1,2266 238917 15,7294 63877 7,9623 302794 13,049 37637 19136 1 68293 1,2266 6,838 240436 10,3584 296097 3,7534 19136 1 5661 0,899	8 8	103705	1.8627	310966	20.4728	74069	- 1	385035	16.5880	488740		224585	263647	508	
83809 1.5053 263797 17.3674 65629 8.1807 329426 14.1923 4.13234 5.2363 161602 251124 78935 1.4178 340717 22.4315 62125 7.7439 402842 17.3552 481777 6.1071 198301 283224 69720 1.2516 323996-6 22.3741 57262 7.1377 39746 17.107 46869 5.9181 177808 286809 68293 1.2566 22.3741 15.7240 55665 6.9397 7.9449 13.0449 371087 7.040 158609 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.8747 304736 17.87	9 10	91884	1.6503	293282	19.3283	68380		361962	15.5940	453846		184853	268485	508	
(6920) 1.2516 340717 22.4315 62125 7.7439 402842 17.3552 481777 6.1071 198301 283224 69701 1.2519 338906 22.3761 57262 7.1377 397168 17.107 466869 5.9181 177808 288609 64229 1.2516 232817 12.2440 55665 6.9387 37406 17.107 466869 5.9181 177807 28609 68289 1.2566 238917 15.2242 55064 6.838 24049 13.0449 47040 186877 211095 55661 0.9897 16891 11.1191 51506 6.8203 220294 13.049 4.7040 186877 191346 5099 0.949 27625 18.1877 52241 6.5119 32849 14.1523 379437 4.8098 156510 232419 17934 5099 0.949 27625 18.1877 52241 6.5119 32849 14.1523 379437 4.8098	7 5	83808	1.5053	263797	17.3674	62959		329426	14.1923	413234		161602	251124	508	
69/701 1.2519 339906 22.3781 57262 7.1377 39716 17.1107 466869 5.9161 177808 288609 64229 1.1536 322741 21.2460 55665 6.9387 378406 16.3024 442635 5.6110 137647 304736 66220 3.1536 55661 0.9997 1.6572 12.2420 55664 6.8688 24046 16.3024 4.7040 15897 211095 17917 47824 0.6590 166891 11.1191 51506 6.8288 24046 16.3524 296097 271095 179179 179179 50939 0.9149 276257 18.1877 52241 6.5119 328049 14.1523 379437 4.8098 156510 22419 50939 0.9149 276257 18.1877 52241 6.5119 328498 14.1523 379437 4.8098 156510 223419 42911 0.7707 220417 18.1879 5.1853 34938	07	48832	1.4178	340717	22.4315	62125	- }	402842	17.3552	481777	6.1071	198301	283224	252	
642229 1.1536 322741 21.2460 55665 6.9367 37406 16.3024 442635 5.6110 137647 304736 68293 1.2266 238917 15.7294 68377 7.9623 302794 13.0449 371087 4.7040 158977 211095 1 55661 0.9807 16.2266 1.2266 2.8628 2.40436 10.3564 2.96097 3.7534 103734 191346 1 50839 0.9149 2.76257 18.1877 5.2241 6.5119 328498 14.1523 379437 4.8096 156510 232419 42911 0.7707 230417 15.1696 44929 5.6004 275346 11.8624 316257 4.0343 86733 231016 42911 0.7707 230417 15.1696 44929 5.6004 275346 11.8624 316267 4.0343 86733 231016 41415 0.2653 230561 2.98665 11.5742 305686 3.8750	20 20	69/01	1.2519	339906	22.3781	57262	- 1	397168	3 17.1107	466869	_	177808	288809	252	
68293 1.2266 238917 15.7294 63877 7.9623 302794 13.0449 371087 4.7040 158977 211095 55661 0.9997 185372 12.2042 55064 6.8638 240436 10.3584 296097 3.7534 103734 191346 47824 0.8590 168891 11.1191 51506 6.4203 220387 9.4951 268221 3.4000 88022 179179 50939 0.9149 276257 18.1877 52241 6.5119 328498 14.1523 379437 4.8098 156510 232419 42911 0.7707 230417 15.1698 44929 5.6004 2.75348 11.5742 305686 3.8750 77933 227245 41449 0.7445 307787 2.06637 14.599 5.1853 34936 15.6522 390835 4.9543 15.787 34515 0.6199 286045 18.653 34936 15.652 390835 4.9543 15.787 <	2 2	64229	1.1536	322741	21.2480	55665	i	378406	16.3024	442635		137647	304736	252	
55661 0.9997 165372 12.2042 55064 6.8638 240436 10.3584 296097 3.7534 103734 191346 47824 0.8590 168891 11.1191 51506 6.4203 220397 9.4951 268221 3.4000 88022 179179 50939 0.9149 276241 6.5119 328498 14.1523 379437 4.6098 156510 232419 42911 0.7707 230417 15.1690 44929 5.6004 2.75346 11.5742 305686 3.8750 77933 227245 41449 0.7457 2202637 44929 5.6004 2.75346 15.0522 380583 4.9643 86733 23146 41449 0.7455 307787 20.26637 41859 5.1853 34936 4.5491 321540 13.8525 390835 4.9643 4.5970 266724 30050 0.5397 280815 18.4878 34756 4.2973 315201 15.852 35764	33	68293	1.2266	238917	15.7294	63877		302794	13.0449	371087	4.7040	158977	211095	1015	
47824 0.6590 168891 11.1191 51506 6.4203 220397 9.4951 268221 3.4000 88022 179179 1 50939 0.9149 276257 18.1877 52241 6.5119 326498 14.1523 379437 4.8098 156510 232419 1 42911 0.7707 220471 15.1698 44929 5.6004 275346 11.8624 316257 4.0343 86733 231016 37029 0.6651 226637 14.9209 42026 5.2376 268657 11.5742 305686 3.8750 77933 227245 411 0.7495 20.5637 41699 5.1653 34938 15.6522 390835 4.5643 157982 232601 30506 0.5397 280815 18.4878 34475 4.5973 315291 34524 4.5134 39079 256724	32	55661	0.9997	185372	12.2042	55064		240436	10.3584	296097	3.7534	103734	191346	1017	
50939 0.9149 27625 18.1877 52241 6.5119 328496 14.1523 379437 4.8098 156510 232419 42911 0.7707 230417 15.1898 44929 5.6004 275346 11.8624 318257 4.0343 86733 231016 37029 0.6651 226637 14.9209 42020 5.2376 226867 11.5742 305686 38750 77933 227245 41415 0.67445 307787 20.2635 4.1849 5.1853 349386 15.6522 390835 4.5149 256672 30050 0.5397 280815 18.4878 34475 4.2973 34534 4.5134 99779 256724	33	47824	0.8590	168891	11.1191	51506		220397		268221	3.4000	88022	179179	1020	
42911 0.7707 230417 15.1698 44929 5.6004 275346 11.8624 318257 4.0343 86733 231016 37029 0.6651 226637 14.3209 42020 5.2376 266657 11.5742 305686 3.8750 77933 227245 41449 0.7445 307767 20.2635 41599 5.1853 349386 15.0622 390835 4.9543 157982 222601 30050 0.5397 226015 18.7662 34.5491 321540 13.8525 356055 4.5134 39079 256724 30050 0.5397 226015 18.8788 34.5491 3152941 34.5414 4.5373 34.5414 4.5373 34.5414 4.5373 34.5414 4.5373 34.5414 4.5373 34.5414 4.5373 34.5414 4.5373 34.5414 4.5414 4.5414 4.5414 4.5414 4.5414 4.5414 4.5414 4.5414 4.5414 4.5414 4.5414 4.5414 4.5414	8	50939	0.9149	276257	18.1877	52241		328496	14.1523	379437	<u> </u>	156510	232419	508	
37029 0.6651 226637 14,9209 42020 5.2376 268657 11,5742 305686 3.8750 77933 227245 41449 0.7445 307787 20.2635 41599 5.1853 349386 15.0522 390835 4.543 157982 232601 34515 0.6199 285045 18.7662 36495 4.5491 321540 13.8525 356055 4.5134 99079 256724 256724 257245 256724 257245 256724 257245 256724 257245 256724 25	35	42911	0.7707	230417	15.1698	44929		275346	11.8624	318257	_	86733	231016	508	
41449 0.7445 307787 20.2635 41599 5.1853 349386 15.0522 390835 4.9543 157982 232601 34515 0.6199 285045 18.7662 36495 4.5491 321540 13.8525 356055 4.5134 99079 256724 30050 0.5397 280815 18.4878 34475 4.2973 315301 13.5831 34.5401 4.3776 76370 266724	36	37029	0.6651	226637	14.9209	42020		268657		305686	_	77933	227245	508	
34515 0.6199 285045 18.7662 36495 4.5491 321540 13.8525 356055 4.5134 99079 256724 30050 0.5397 280815 18.4878 34475 4.2973 315390 13.5833 345340 4.3776 7.6370 7.6370	37	41449	0.7445	307787	20.2635	41599		349386	15.0522	390835	L	157982	232601	250	
30050 0.5397 280815i 18.4878 34475 4.2973 315290 13.5833 345340 4.3778 76.370 Acetan	38	34515	0.6199	285045	18.7662	36495	i	321540	13.8525	356055	_	99079	256724	252	
	39	30050	0.5397	280815	18.4878	34475	ļ		13 5833	345340		7697	25022	7020	

Table 12: Compress w/ Operating System, Combined Data

Referen	Reference Statistics:			-										
Total In:	Total Instruction References	ences	92613571											
Data Reads	ads		23930934			-								
Data writes	ites		9323903											
Total De	Total Data References		33254837											
Total Re	Total References		125868408											
MISS St	Miss Statistics:													
Cache	Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0	1430128	1.5442	4988628 20.8459	20.8459	225185	2.4151	5213813	15.6784	6643941	5.2785				
-	936027	1.0107	4479769 18.7196	18.7196	154345	1.6554	4634114	13.9352	5570141	4.4254				
7	274460	0.2963	3504243 14.6432	14.6432	100610	1.0791	3604853	10.8401	3879313	3.0820				
3	139491	0.1506	3160319 13.2060	13,2060	57183	0.6133	3217502	9.6753	3356993	2.6671				
4	1953000	2.1088	5465136	22.8371	006698	3.9672	5835036	17.5464	7788036	6.1874				
5				19.3868	263438	2.8254	4902882	14.7434	5356382	4.2555				
9				18.3159	229882	2.4655	4613051	13.8718	4933828	3.9198				
7	1			24.9633	566641	6.0773	6540580	19.6681	7867852	6.2509				
8		\Box		22.8614	299318	3.2102	5770269	17.3517	2998609	4.8413				
6			4657084	19.4605	210612	2.2588	4867696	14.6376	5103475	4.0546				
10	_			34.5927	656136	7.0371	8934487	26.8667	10188349	8.0944				
F				27.8332	408224	4.3783	7068975	7068975 21.2570	7364810	5.8512				
12				21.7085	321996	3.4534	5517042	16.5902	5745835	4.5650				
13		1	4927020	20.5885	286317	3.0708	5213337	5213337 15.6769	5567103	4.4230				
14		0.2781	4092484 17.1012	17.1012	207940	2.2302	4300424 12.9317	12.9317	4558021	3.6213				
15				16.6387	194889	2.0902	4176678	4176678 12.5596	4364159	3.4672				
16		_		22.5500	466350	5.0017	5862784	17.6299	6116029	4.8591				
17			4291647	17.9335	196283	2.1052	4487930	4487930 13.4956	4687810	3.7244				
18		_ 1	4186101	17.4924	135602	1.4543	4321703	4321703 12.9957	4458661	3.5423				
19		!		29.9833	511498	5.4859	7686776	7686776 23.1148	7900174	6.2765				
8			5023849 2	20.9931	250257	2.6840	5274106	15.8597	5435609	4.3185				
21			4556573 19.0405	19.0405	162522	1.7431	4719095 14.1907	14.1907	4822761	3.8316				
22		_		16.4402	211517	2.2685	4145814	4145814 12.4668	4298987	3.4155				
ຊ		_		15.5103	178127	1.9104	3889882	3889882 11.6972	4022055	3.1954				
24				15.0857	167666	1.7982	3777803	11.3602	3897212	3.0963				
25	-	_		17.1382	164918	1.7688	4266245		4375100	3,4759				
56			3878649	16.2077	137916	1.4792	4016565		4113248	3.2679				
27			3755673 15.6938	15.6938	104120	1.1167	3859793		3948417	3.1369				
28				18.3202	188083	2.0172	4572277		4654877	3.6982				
29		- 1	4117555	17.2060	152837	1.6392	4270392	12.8414	4343968	3.4512				
8		- 1	3970197 16.5902	16.5902	89232	0.9570	4059429		4127774	3.2794				
31		- 1	3608728 15.0798	15.0798	128138	1.3743	3736866		3809112	3.0263				
32		_	3418884	14.2865	92856	0.9959	3511740	10.5601	3569865	2.8362				
33			3368439	14.0757	87204	0.9353	3455643		3505180	2.7848				
প্র		- 1		15.8822	124413	1.3343	3925167	11.8033	3978966	3.1612				
35		ļ		14.9881	72412	0.7766	3659212	11,0035	3703934	2.9427				
36				14.8090	63258	0.6784	3607201	10.8471	3645586	2.8963				
37			3992124	16.6819	125259	1.3434	4117383	12.3813	4160949	3.3058				
38			3753016 15.6827	15.6827	64938	0.6965	3817954	3817954 11.4809	3853941	3.0619				
39	31284	0.0338	3702521 15.4717	15.4717	54683	0.5865	3757204	3757204 11.2982	3788488	3.0099				
														ĺ

Table 13: GCC w/ Operating System, GCC Data

Reference	Reference Statistics													
Total Inst	Total Instruction References	rences	160240175											
Data Reads	spa		50197333											
Data writes	es		19074845											
Total Dat	Total Data References	8	69272178											
Total References	erences		229512353											
Miss Statistics:	fistics:													
Cache	Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0	5930477	_	4052214	8.0726	1185136	6.2131	5237350	7.5605	11167827	4.8659	1289475	9878349	3	(S)
-	3822004		2571230	5.1222	720183	3.7756	3291413	4.7514	7113417	3.0994	1012010	6101401	6	
2	2113535	_	1395532	2.7801	346031	1.8141	1741563	2.5141	3855098	1.6797	609264	3245831	6	
က	859011		715612	1.4256	115348	0.6047	830960	1.1996	1689971	0.7363	362672	1327296	0 6	
4	8256812		5126873	10.2134	1911328	10.0201	7038201	10.1602	15295013	6.6641	1487260	13807749	0	
2	7936576		3657769	7.2868	1359035	7.1247	5016804	7.2422	12953380	5.6439	1551400	11401976	7	
9	7795851	4.8651	3150933	6.2771	1180574	6.1892	4331507	6.2529	12127358	5.2840	1560222	10567132	4	
7	6192677	3.8646	5821084	11.5964	1702487	8.9253	7523571	10.8609	13716248	5.9763	1167505	12548740	· C	
8	6030794	_	3975395	7.9195	1111031	5.8246	5086426	7.3427	11117220	4.8438	1291563	9825654	0	
6	5910602	_	3401159	6.7756	943898	4.9484	4345057	6.2724	10255659	4.4685	1321784	8933872	8	
9	4637520	_	6917919	13.7814	1651305	8.6570	8569224	12.3704	13206744	5.7543	892643	12314098	0	
	4519059	_	4616766	9.1972	1018907	5.3416	5635673	8.1356	10154732	4.4245	1011166	9143563	e	
12	4401698	_	3762245	7.4949	815985	4.2778	4578230	0609'9	8979928	3.9126	1119597	7860328	6	
ದ	5606294		3489105	6.9508	1325313	6.9480	4814418	6.9500	10420712	4.5404	1175931	9244777	4	
4	5029798		2168464	4.3199	837043	4.3882	3005507	4.3387	8035305	3.5010	1064529	6970772		
15	4750077	_	1753549	3.4933	697878	3.6586	2451427	3.5388	7201504	3.1377	965750	6235750	4	
16	4351960		3834987	7.6398	1142031	5.9871	4977018	7.1847	9328978	4.0647	955489	8373486	6	
4	3997278		2343766	4.6691	634558	3.3267	2978324	4.2995	6975602	3.0393	984131	5991468	6	
9	3858935		1894655	3.7744	505538	2.6503	2400193	3.4649	6259128	2.7271	952200	5306925	6	
130	3398843		4546950	9.0582	1092878	5.7294	5639828	8.1415	9038671	3.9382	838561	8200107	6	
2	3182775		2617399	5.2142	557327	2.9218	3174726	4.5830	6357501	2.7700	924426	5433072	6	
21	3134727		2211580	4.4058	430779	2.2584	2642359	3.8145	5777086	2.5171	988080	4789003	6	
27 2	3/11553		2079376	4.1424	700333	3.6715	2779709	4.0127	6491262	2.8283	690968	5595187	9	
3 3	2632041	\perp	1273761	2.5375	487227	2.5543	1760988	2.5421	4393029	1.9141	669575	3723450	4	
27 2	21/6012	-	988193	1.9686	435087	2.2809	1423280	2.0546	3532995	1.5393	517052	3015939	4	
20 8	2933355	1.8306	2260666	4.5036	608653	3.1909	2869319	4.1421	5802674	2.5283	757813	5044858	8	
9 5	2162131		1300811	2.5914	353783	1.8547	1654594	2.3885	3816725	1.6630	615412	3201310	6	
/7	1849125		974296	1.9409	284265	1.4903	1258561	1.8168	3107686	1.3540	493709	2613974	6	
8 8	233/6/6	\perp	2609680	5.1988	562915	2.9511	3172595	4.5799	5510271	2.4009	716434	4793834	8	
2 2	1844020	_	1490190	2.9687	292088	1.5313	1782278	2.5729	3626298	1.5800	622311	3003984	6	
<u>.</u>	169/12/	1.0591	1088659	2.1688	220885	1.1580	1309544	1.8904	3006671	1.3100	596125	2410543	6	
5 8	1520994	0.9492	1231307	2.4529	332304	- 1	1563611	2.2572	3084605	1.3440	548709	2535884	12	
25	11183/4	0.6979	611281	1.2178	147792	- 1	759073	1.0958	1877447	0.8180	356033	1521408	9	
8	758014	0.4730	471089	0.9385	112037	0.5874	583126	0.8418	1341140	0.5843	256632	1084505	8	
2	1208988		1379626	2.7484	302024	1.5834	1681650	2.4276	2890638	1.2595	505048	2385587	0	
32	928693	i	662791	1.3204	118571	0.6216	781362	1,1280	1710055	0.7451	354779	1355273	8	
98	679583		491159	0.9785	90694	0.4755	581853	0.8400	1261436	0.5496	254029	1007404	6	
37	1006019		1650462		331914	1.7401	1982376	2.8617	2988395	1.3021	475721	2512671	8	
88	776098	_	801293		109206	0.5725	910499	1.3144	1686597	0.7349	406270	1280324	6	
68	623706	0.3892	593204	1.1817	84226	0.4416	677430	0.9779	1301136	0.5669	327276	973857	8	

Table 14: GCC w/ Operating System, Operating System Data

identification to	2000	0000	00100		_	-		-		_				
i otal instruction Hererences	ION Heler	ances	ROCCO/OI											
Data Reads			5130601]						
Data writes			2613506								-			
Total Data References	eferences		7744107											
Fotal References	Sect		26449676											
Miss Statistics:	cs:													
Cache	Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0	1563695	8.3595	1305087	305087 25.4373	298668	11.4279	1603755	20.7094	3167450	11.9754	1877866	1289459	125	
-	1261469	6.7438	920376	950376 18.5237	228719	8.7514	1179095	15.2257	2440564	9.2272	1428319	1011992	253	
2	920733	4.9222	565185	565185 11.0160	150281	5.7502	715466	9.2388	1636199	6.1861	1026454	609236	509	
6	475427	2.5416	378429	7.3759	76164	2.9142	454593	_	930020	3.5162	566859	362652	609	
		12.0266	1358536	26.4791	417673	15.9813	1776209	22.9363	4025852	15.2208	2538367	1487233	252	
2		11.8071	1211623	211623 23.6156	391479	14.9791	1603102	20.7009	3811689		2260062	1551375	252	
		11.9188	1205169	205169 23.4898	383152	14.6605	1588321	20.5101	3817809	14.4342	2257362	1560195	252	
	1566655	8.3753	1498433	498433 29.2058	307981	11.7842	1806414	1806414 23.3263	3373069	3373069 12.7528	2205451	1167493	125	
	1558716	8.3329	1262423	262423 24.6058	275544	10.5431	1537967	19.8598	3096683	3096683 11.7078	1805008	1291550	125	
6	1562454	8.3529	1238467	238467 24.1388	269649	269649 10.3175	1508116	1508116 19.4744	3070570	3070570 11.6091	1748678	1321767	125	
10	1141680	6.1034	1625907	625907 31.6904	299528	11.4608	1925435	24.8632	3067115	3067115 11,5960	2174415	892639	61	
-	1139865	6.0937	1314548	314548 25.6217	236133	9.0351	1550681	1550681 20.0240	2690546	2690546 10.1723	1679323	1011162	61	
	1140816	6.0988	1285294	285294 25.0515	223986	8.5703	1509280	19.4894	2650096	2650096 10.0194	1530443	1119592	61	
13	1896999	10.1414	1055232	055232 20.5674	329326	12.6009	1384558	17.8789	3281557	12.4068	2105157	1175892	508	
	1721879	9.2052	827001	827001 16.1190	276721	10.5881	1103722	14.2524	2825601	10.6829	1760609	1064484	508	
15	1650888	8.8256	698692	698692 13.6181	264933	10.1371	963625	12.4433	2614513	9.8849	1648298	965707	508	
	1329781	7.1090	1210514	210514 23.5940	239222	9.1533	1449736	18.7205	2779517	10.5087	1823796	955468	253	
	1223010	6.5382	902120	902120 17.5831	202929	7.7646	1105049	14.2695	2328059	8.8018	1343704	984102	253	
	1192607	6.3757	838998	838998 16.3528	193503	7.4040	1032501		2225108		1272674	952181	253	
19	970521	5.1884	1277557	1277557 24.9007	227816	8.7169	1505373		2475894		1637217	838552	125	
20	912963	4.8807	1059232	059232 20.6454	171530	6.5632	1230762		2143725		1219186	924414	125	
	899815	4.8104	999887	999887 19,4887	172015	6.5818	1171902		2071717		1083521	988071	125	
. 22	1524924	8.1522	721889	721889 14.0703	238250	9.1161	960139	1	2485063	\Box	1588025	896020	1018	
	1316126	7.0360	524038	524038 10.2140	199563	7.6358	723601		2039727		1369184	669523	1020	
	1176729	6.2908	385567	385567 7.5150	176854	6.7669	562421	\rightarrow	1739150		1221133	516997	1020	
	1072103	5.7315	741561	741561: 14.4537	172649	- 1	914210	_	1986313		1228020	757784	509	
97	928018	4.9612	575839	1	145355	ı	721194	_	1649212	1	1033322	615381	509	
27	836111	4.4699	441008	8.5956	123685	4.7325	564693		1400804		906618	493677	209	
28	790683	4.2270	810257		144278	5.5205	954535	12.3260	1745218		1028546	716419	253	
53	690587	3.6919	718984	14.0136	115549	4.4212	834533	10.7764	1525120	5.7661	902573	622294	253	
30	630461	3.3704	624259	624259: 12.1674	100299	3.8377	724558	9.3562	1355019	5.1230	758657	596109	253	
31	795328	4.2518	530467	10.3393	136898	5.2381	667365	8.6177	1462693	5.5301	913012	548669	1012	
32	684331	3.6584	304534	5.9356	92843	3.5524	397377	5.1313	1081708	4.0897	724693	355997	1018	
33	611305	3.2680	229632	4.4757	80049	3.0629	309681	3.9989	920986	3.4820	663370	256595	1021	
34	584869	3,1267	594961	11.5963	113509	4.3432	708470	9.1485	1293339	4.8898	787803	505027	609	
35	507120	2.7111	353350	6.8871	68628	2.6259	421978	5.4490	929098	3.5127	573829	354760	209	
36	440994	2.3576	281629	5.4892	57743	2.2094	339372	4.3823	780366	2.9504	525849	254008	609	
37	449358	2.4023	684496	13.3414	102910	3.9376	787406	10.1678	1236764	4.6759	760801	475710	523	
38	384100	2 0534	F0000E4	10 27/10	22012	0 0000	21117	20710	7+0040	70000	104777	400000	020	
		5	107700	2	0000	2.00.2	234117	_	2018	_	100/1/0	400259	202	

Table 15: GCC w/ Operating System, Combined Data

Reference Statistics:	atistics:													
Total Instruction References	on Refer	ences	178945744											
Data Reads			55327934											
Data writes			21688351											
Total Data References	ferences		77016285											
Total References	ses		255962029											
MISS Statistics:	çs:													
	Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0	7494172	4.1880	5357301	9.6828	1483804	6.8415	6841105	8.8827	14335277	5.6005	7-1		/2/	(2)
	5083473	2.8408	3521606	6.3650	948902	4.3752	4470508	5.8046	9553981	3.7326				
2	3034268	1.6956	1960717	3.5438	496312	2.2884	2457029	3.1903	5491297	2 1454				
	1334438	0.7457	1094041	1.9774	191512	0.8830	1285553	1.6692	2619991	1.0236				
4 10	10506455	5.8713	6485409	11.7218	2329001	10.7385	8814410	11.4449	19320865	7.5483				
	10145163	5.6694	4869392	8.8010	1750514	8.0712	6619906	8.5955	16765069	6.5498				
	10025339	5.6024	4356102	7.8732	1563726	7.2100	5919828	7.6865	15945167	6.2295				
	7759332	4.3361	7319517	13,2293	2010468	9.2698	9329985	12.1143	17089317	6.6765				
	7589510	4.2412	5237818	9.4669	1386575	6.3932	6624393	8.6013	14213903	5.5531				
	7473056	4.1762	4639626	8.3857	1213547	5.5954	5853173	7.5999	13326229	5.2063				
	5779200	3.2296	8543826 15.4422	15.4422	1950833	8.9948	10494659	13.6265	16273859	6.3579				
	5658924	3.1624	5931314 10.7203	10.7203	1255040	5.7867	7186354	9.3310	12845278	5.0184				
	5542514	3.0973	5047539	9.1229	1039971	4.7951	6087510	7.9042	11630024	4.5437				
	7503293	4.1931	4544337	8.2135	1654639	7.6292	6198976	8.0489	13702269	5.3532				
	6751677	3.7730	2995465	5.4140	1113764	5.1353	4109229	5.3355	10860906	4.2432				
į	6400965	3.5770	2452241	4.4322	962811	4.4393	3415052	4.4342	9816017	3.8350				
	5681741	3.1751	5045501	9.1193	1381253	6.3686	6426754	8.3447	12108495	4.7306				
	5220288	2.9172	3245886	5.8666	837487	3.8615	4083373	5.3020	9303661	3.6348				
	2021242	2.8229	t .	4.9408	699041	3.2231	3432694	4,4571	8484236	3.3146				
	4369364	2.4417	. !	10.5272	1320694	6.0894	7145201	9.2775	11514565	4.4985				
	95/2604	2.2888	36/6631	6.6452	728857	3.3606	4405488	5.7202	8501226	3.3213				
	4034342	2.2546	3211467	5.8044	602794	2.7793	3814261	4.9525	7848803	3.0664				
277	5236477	2.9263	2801265	5.0630	938583	4.3276	3739848	4.8559	8976325	3.5069				
	394816/	2.2063	1797799	3.2494	686790	3.1666	2484589	3.2261	6432756	2.5132				
	3286444	1.8366	13/3/60	2.4829	611941	2.8215	1985701	2.5783	5272145	2.0597				
	4002458	2.2384	3002227	5.4262	781302	3.6024	3783529	4.9126	7788987	3.0430				
20 20	3030149	607/	18/6650	3.3919	499138	2.3014	2375788	3.0848	5465937	2.1354				
	9575997	1,5006	1415304	2.5580	407950	1.8810	1823254	2.3674	4508490	1.7614				
	3120339	1.7482	3419937	6.1812	707193	3.2607	4127130	5.3588	7255489	2.8346				
	234007	1.4164	2209174	3.9929	407637	1.8795	2616811	3.3977	5151418	2.0126				
	232/588	1.3007	1712918	3.0959	321184	1.4809	2034102	2.6411	4361690	1.7040				
	2316322	1.2944	1761774	3.1842	469202	2.1634	2230976	2.8968	4547298	1.7766				
35	1802/05	1.0074	915815	1.6552	240635	1.1095	1156450	1.5016	2959155	1.1561				
	1369319	0.7652	700721	1.2665	192086	0.8857	892807	1.1592	2262126	0.8838				
	1793857	1.0025	1974587	3.5689	415533	1.9159	2390120	3.1034	4183977	1.6346				
	1435813	0.8024	1016141	1.8366	187199	0.8631	1203340	1.5624	2639153	1.0311				
	1120577	0.6262	772788	1.3967	148437	0.6844	921225	1.1961	2041802	0.7977				
3/	1455377	0.8133	2334958	4.2202	434824	2.0049	2769782		4225159	1.6507				
	1160198	0.6484	1333544	2.4103	171072	0.7888	1504616	. i	2664814	1.0411				
	95/956	0.5347	101/693	1.8394	134306	0.6193	1151999	1.4958	2108755	0.8239				

Table 16: Espresso w/ Operating System, Espresso Data

Total Instruction References	tion Refere	ences	97778					-						
Data Reads			225779331											
Data writes			59867421											
Total Data References	eferences		285646752											
Total References	nces		1263434651											
Miss Statistics:	ics:												İ	
Cache	lust	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0	9569442	0.9787	12946056	5.7339	2610631	4.3607	15556687	5.4461	25126129	1.9887	3817682	21308442	5	
-	5304178	0.5425	7458893	3.3036	1781552	2.9758	9240445	3.2349	14544623	1.1512	2173271	12371347	ıc,	
2	2319886	0.2373	3228705	1.5762	1186363	1.9817	4745068	1.6612	7064954	0.5592	1054237	6010712	5	
3	590974	0.0604	1253188	0.5550	261853	0.4374	1515041	0.5304	2106015	0.1667	508482	1597529	4	
	15753707	1.6112	24140719	10.6922	4209396	7.0312	28350115	9.9249	44103822	3.4908	4085718	40018097	7	
	10607427	1.0848	17402955	7.7079	3246266	5.4224	20649221	7.2289	31256648	2.4739	4380885	26875756	7	
9	9536900	0.9754	14412412	6.3834	2999708	5.0106	17412120	6.0957	26949020	2.1330	4230257	22718756	7	
į	11248371	1.1504	24122303	10.6840	3678136	6.1438	27800439	9.7325	39048810	3.0907	3319712	35729093	5	
8	7453695	0.7623	15590899	6.9054	2607510	4.3555	18198409	6.3709	25652104	2.0303	3842762	21809337	5	
6	6595231	0.6745	12270033	5.4345	2329653	3.8914	14599686	5.1111	21194917	1.6776	3873572	17321340	5	
10	9086613	0.9293	27860405	12.3397	3579030	5.9783	31439435	11.0064	40526048	3.2076	2594963	37931081	4	
11	5736277	0.5867	17053144	7.5530	2284046	3.8152	19337190	6.7696	25073467	1.9845	3166669	21906794	4	
	5246911	0.5366	l	5.9852	1978815	3.3053	15492065	5.4235	20738976	1.6415	3626193	17112779	4	
13	10410726	1.0647	16753236	7.4202	3114155	5.2018	19867391	6.9552	30278117	2.3965	2695683	27582427	7	
14	5016652	0.5131	10126012	4.4849	2234461	3.7323	12360473	4.3272	17377125	1.3754	2343112	15034006	7	
15	2793692	0.2857		4.0566	1831506	3.0593	10990522	3.8476	13784214	1.0910	1918679	11865528	7	
16	7722999	0.7898	Ť	7.2101	2660925	4.4447	18939790	6.6305	26662789	2.1103	2267929	24394855	co.	
17	3652766	0.3736	8275477	3.6653	1730636	2.8908	10006113	3.5030	13658879	1.0811	2316051	11342823	5	
18	2111793	0.2160	6927674	3.0683	1346647	2.2494	8274321	2.8967	10386114	0.8221	2064016	8322093	5	
19	6401207	0.6547	-	7.9893	2482666	4.1469	20520955	7.1840	26922162	2.1309	2077491	24844667	4	
20	3078831	0.3149		3.5510	1445044	2.4137	9462378	3.3126	12541209	0.9926	2276886	10264319	4	
21	1974422	0.2019		2.8142	1102316	1.8413	7456136	2.6103	9430558	0.7464	2523066	6907488	4	
22	3669931	0.3753	9847205	4.3614	2319410	3.8742	12166615	4.2593	15836546	1.2535	1768802	14067735	6	
23	1258195	0.1287	4412383	1.9543	1422312	2.3758	5834695	2.0426	7092890	0.5614	1197903	5894979	8	
24	506621	0.0518	3151965	1.3960	1109763	1.8537	4261728	1.4920	4768349	0.3774	702820	4065520	6	
25	2429849	0.2485	9652200	4.2751	2004618	3.3484	11656818	4.0809	14086667	1.1150	1552607	12534055	5	
56	892803	0.0913		1 7887	1080039	1.8041	5118452	1.7919	6011255	0.4758	1194758	4816492	5	
27	394198	0.0403		1.1560	747705	1.2489	3357620	1.1754	3751818	0.2970	754453	2997360	5	
28	1744288	0.1784	10847047	4.8043	1854144	3.0971	12701191	4.4465	14445479	1.1433	1541546	12903929	4	
53	679444	0.0695	4108770	1.8198	867005	1.4482	4975775	1.7419	5655219	0.4476	1233405	4421810	4	
30	353139	0.0361	2458029	1.0887	574069	0.9589	3032098	1.0615	3385237	0.2679	1025880	2359353	4	
31	398195	0.0407	4694718	2.0793	868144	1.4501	5562862	1.9475	5961057	0.4718	1081226	4879822	6	
32	222485	0.0228	1969718	0.8724	660029	1.1025	2629747	0.9206	2852232	0.2258	616444	2235781	7	
33	52103	0.0053	572867	0.2537	279850	0.4674	852717	0.2985	904820	0.0716	226490	678323	7	
क्र	284635	0.0291	5193764	2.3004	826110	1.3799	6019874	2.1075	6304509	0.4990	1041888	5262616	5	
32	166830	0.0171	2143082	0.9492	522381	0.8726	2665463	0.9331	2832293	0.2242	652221	2180068	4	
98	52667	0.0054	672626	0.2979	224966	0.3758	897592	0.3142	950259	0.0752	280526	669729	4	
37	263601	0.0270	6566647	2.9084	962236	1.6073	7528883	2.6357	7792484	0.6168	1011811	6990829	4	
38	170088	0.0174	2805531	1.2426	524484	0.8761	3330015	1 1658	3500103	0 2770	767670	9739499	V	
cc	10001				The Real Property lies and the last							2011	•	

Table 17: Espresso w/ Operating System, Operating System Data

Referenc	Reference Statistics:													
Total Inst	Total Instruction References	ences	29093428											
Data Reads	spi		9107479											
Data writes	se		3585537											
Total Date	Total Data References	3	12693016											
Total References	erences		41786444											
Miss Statistics	tistics:													
Cache	Inst		Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0	2266718	_	2836510	2836510 31.1448	392197	10.9383	3228707	25.4369	5495425	13.1512	1677662	3817640	123	
-	1280716		1543092	الث	327692	_	1870784	14.7387	3151500	7.5419	978029	2173220	251	
7	585695	_	616465	6.7688	278932	7.7794	895397	7.0542	1481092	3.5444	426422	1054163	202	
က	184769	_	401079	4.4038	166002	4.6298	567081	4.4677	751850	1,7993	242957	508385	508	
4	2291526	_	2872197	31.5367	611117	17.0439	3483314	27.4428	5774840	13.8199	1688931	4085660	249	
2	2447757	_	2707461	2707461 29.7279	560701	$\overline{}$	3268162		5715919	13.6789	1334850	4380820	249	
9 1	2380794	_ [2767110	2767110 30.3828	510100		3277210	25.8190	5658004 13.5403	13.5403	1427563	4230192	249	
7	1705289	_	3500484	38.4353	461322		3961806	31.2125	5667095 13.5620	13.5620	2347296	3319676	123	
Σ (188/001	4	3019789		421151		3440940 27.1089	27.1089	5327941	12.7504	1485101	3842717	123	
D C	10/0102	4	29/7246	32.6901	395698		3372944 26.5732	26.5732	5249106 12.5617	12.5617	1375458	3873525	123	
2 7	1527834	4.050Z	4148213	4148213 45.5473	5/8053		4726266 37.2352	37.2352	6079160 14,5482	14.5482	3484155	2594945	09	
- 5	1545054	┸	3323923	30.5100	439048	12.2450	3/649/1	3/649/1 29.6618	5292807		2126101	3166646	09	
7 0	1545051	_	3402292	3402292 37.35/1	413955	11.5451	3816247 30.0657	30.0657	5361298	-1	1735070	3626168	09	
2 7	13993/2	_	2109320	2109320 23.1603	527410	527410 14.7094	2636730 20.7731	20.7731	4036102	9.6589	1340014	2695583	505	
3 1,	1947363	┵	99/1191	1/69/1 99/1191	3/1824		1983580 15.6273	15.6273	3131165	7.4933	787629	2343031	505	
0 4	1015164	4	1326/65	1326/65 14.56/9	296752	$\overline{}$	1623517	1623517 12.7906	2638681	6.3147	719572	1918604	505	
2 !	1054346	1	27/8/63	27/8/63 30.5108	403381	_	3182144 25.0700	25.0700	4236492	10.1384	1968362	2267879	251	
) P	88//14	4.	1848438	1848438 20.2958	320615		2169053	2169053 17.0886	3056767	7.3152	740516	2316000	251	
0 0	0/00/20	4	1/14211		26/809	L	1982020	1982020 15.6150	2858645	6.8411	794429	2063965	251	
200	861531		305/520	33.5/15	500076		3557596	3557596 28.0280	4419127	10.5755	2341535	2077468	124	
3 6	154/32	\perp	2450628	2450628 26.9079	33/0/4		2787702	2787702 21.9625	3542434	8.4775	1265454	2276856	124	
7 6	828884	2.0430	2489201		305893		2795094 22.0207	22.0207	3623978	8.6726	1100822	2523032	124	
77 6	830442	1	12/6991	<u> </u>	448007		1724998 13.5901	13.5901	2555440	6.1155	785901	1768524	1015	
3 2	570528		685868		2/6123		1161992		1732520	4.1461	533841	1197663	1016	
1 2	412237	4	542059	- -	158140	_1	700199	_	1112456	2.6622	408778	702663	1015	
0, %	456770	4.5700	12//62/	14.0283	350210	L	1627837	·	2241988	5.3653	688984	1552497	202	
27	205256	\perp	504607		440000	0100.7	1239989		1696/59	4.0605	501592	1194660	202	
28	494059	\perp	1463964	1.	350860		1814824	14 2070	1143372	2027	3884/6	754389	507	
53	375780	<u> </u>	1389328		284380	⊥.	1673708		2000003	4 90.47	815874	1000000	707	
30	245684	0.8445	1132844	1132844 12.4386	168923	1_	1301767	10 2558	1547451	3 7032	521355	1025844	252	
31	401812	1.3811	935544	935544 10.2723	295691	L.	1231235		1633047	3 9081	551136	1080808	1015	
32	242081	0.8321	406406	4.4623	222706	6.2112	629112	4.9564	871193	2.0849	254013	616163	1017	
33	123239	_	225160	2.4723	76892	2.1445	302052	2.3797	425291	1.0178	198046	226228	1017	
ষ্	283848		1136616	12.4800	296991	8.2830	1433607	11.2945	1717455	.4.1101	675185	1041763	507	
32	179060		473331		251637		724968	5.7116	904028	2.1634	251409	652111	508	
36	99211		289524	- 1	96182	نــــا	385706	3.0387	484917	1.1605	203974	280435	508	
37	248650	_	1422437		255729		1678166	-	1926816	4.6111	914797	1011767	252	
38	172615	\perp	925889	'	224144		1150033	9.0604	1322648	3.1653	554758	767638	252	
39	89232	0.3067	568138	6.2381	115729	3.2277	683867	5.3877	773099	1.8501	345026	427821	252	
														l

Table 18: Espresso w/ Operating System, Combined Data

Total Instr	Total Instruction References	ences	1006881327											
Data Reads	ş		234886810											
Data writes	S		63452958											
Total Data	Total Data References		298339768											
Total References	rences		1305221095											
Miss Statistics:	stics:													
Cache	Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0	11836160	1.1755	15782566	6.7192	3002828	4.7324	18785394	6.2966	30621554	2.3461				
1	6584894	0.6540	9001985	3.8325	2109244	3.3241	11111229	3.7244	17696123	1.3558				
2	2905581	0.2886	4175170	1.7775	1465295	2.3093	5640465	1.8906	8546046	0.6548				
ဇ	775743	0.0770	1654267	0.7043	427855	0.6743	2082122	0.6979	2857865	0.2190				
4	18045233	1.7922	27012916	11.5004	4820513	7.5970	31833429	10.6702	49878662	3.8215				
2	13055184	1.2966	20110416	8,5617	2806967	5.9997	23917383	8.0168	36972567	2.8327				
9	11917694	1.1836		7.3140	3509808	5.5314	20689330	6.9348	32607024	2.4982				
7	12953660	1.2865	27622787	11.7600	4139458	6.5237	31762245	10.6463	44715905	3,4259				
8	9340696	0.9277	18610688	7.9233	3028661	4.7731	21639349	7.2533	30980045	2.3735				
6	8471393	0.8413	15247279	6.4913	2725351	4.2951	17972630	6.0242	26444023	2.0260				
10	10439507	1.0368	32008618	13.6273	4157083	6.5514	36165701	12.1223	46605208	3.5707				
11	7264113	0.7214	20379067	8.6761	2723094	4.2915	23102161	7.7436	30366274	2.3265				
12	6791962	0.6746	16915542	7.2016	2392770	3.7709	19308312	6.4719	26100274	<u> </u>				
13	11810098	1.1729		8.0305	3641565	5.7390	22504121	7.5431	34314219					
14	6164237	0.6122		4.9972	2606285	4.1074	14344053	4.8080	20508290	1.5713				
15	3808856	0.3783	10485781	4.4642	2128258	3.3541	12614039	4.2281	16422895	1.2582				
16	8777347	0.8717	19057628	8.1135	3064306	4.8293	22121934	7.4150	30899281	2.3674				
17	4540480	0.4509	¥	4.3101	2051251	3.2327	12175166	4.0810	16715646	1.2807				
18	2988418	0.2968	.	3.6792	1614456	2.5443	10256341	3.4378	13244759	1.0148				
19	7262738	0.7213	7	8.9813	2982742	4.7007	24078551	8.0708	31341289					
22	3833563	0.3807	10467962	4.4566	1782118	2.8086	12250080	4.1061	16083643	- 1				
21	2803306	0.2784		3.7648	1408209	2.2193	10251230	3.4361	13054536					
52	4500373	0.4470		4.7360	2767417	4.3614	13891613	4.6563	18391986	1.4091				
23	1828723	0.1816	5298252	2.2557	1698435	2.6767	6996687	2.3452	8825410					
54	918878	0.0913		1.5727	1267903	1.9982	4961927	1.6632	5880805	0.4506				
52	3044000	0.3023	-	4.6532	2354828	3,7111	13284655	4.4529	16328655					
56	1349573	0.1340	5014829	2.1350	1343612	2.1175	6358441	2.1313	7708014					
27	699554	0.0695		1.4069	891094	1.4043	4195636	1.4063	4895190					
58	2238347	0.2223	=	5.2413	2205004	3.4750	14516015	4.8656	16754362					
53	1055224	0.1048	5498098	2.3407	1151385	1.8145	6649483	2.2288	7704707	0.5903				
8	598823	0.0595		1.5288	742992	1.1709	4333865	1.4527	4932688	0.3779				
31	800007	0.0795		2.3970	1163835	1.8342	6794097	2.2773	7594104	0.5818				
32	464566	0.0461	2376124	1.0116	882735	1.3912	3258859	1.0923	3723425	0.2853				
33	175342	0.0174	798027	0.3397	356742	0.5622	1154769	0.3871	1330111	0.1019				
ষ্ট	568483	0.0565	6330380	2.6951	1123101	1.7700	7453481	2.4983	8021964	0.6146				
32	345890	0.0344	2616413	1.1139	774018	1.2198	3390431	1.1364	3736321	0.2863				
98	151878	0.0151	962150	0.4096	321148	0.5061	1283298	0.4301	1435176	0.1100				
37	512251	0.0509	7989084	3.4012	1217965	1.9195	9207049	3.0861	9719300	0.7446				
38	342703	0.0340	3731420	1.5886	748628	1.1798	4480048	1.5017	4822751	0.3695				
33	148299	0.0477	1509227	0.6425	333886	0.5262	1843113	0.6178	1001/10	0 4506				

Table 19: Alvinn w/ Operating System, Alvinn Data

	00000	270000000		-					-		_		
Data Boads	200	1415013630											
Data writes		487428474											
Total Data References		1902442104					-						
Total References		7135664149											
Miss Statistics:													
Cache Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
	0.2251	62467434	4.4146	1108083	0.2273	63575517	3.3418	75353434	1.0560	24787556	50565874	4	
	0.1257	42371342	2.9944	797167	0.1635	43168509	2.2691	49747486	0.6972	13896363	35851119	4	
2 1924125	0.0368		2.4083	435766	0.0894	34513250	1.8142	36437375	0.5106	6207819	30229552	4	
3 725741	0.0139		1.1405	199569	0.0409	16337980	0.8588	17063721	0.2391	2674896	14388822	8	
4 14878361	0.2843	146170073	10.3299	2185383	0.4483	148355456	7.7982	163233817	2.2876	22531639	140702172	9	
	0.2773	123772438	8.7471	1162620	0.2385	124935058	6.5671	139448859	1.9543	23385504	116063349	9	
6 14843070	0.2836		8.2824	1107420	0.2272	118304736	6.2186	133147806	1.8659	21158637	111989163	9	
	0.2135	117935199	8.3346	2430479	0.4986	120365678	6.3269	131537592	1.8434	17634903	113902685	4	
-	0.2095		5.2109	1235948	0.2536	74971587	3.9408	85933584	1.2043	19632409	66301171	4	
9 10737140	0.2052		4.7506	833766	0.1711	68054834	3.5772	78791974	1.1042	18150035	60641935	4	
	0.1622		9.3449	2794657	0.5733	135026924	7.0976	143515956	2.0112	13359982	130155971	8	
11 7653268	0.1462		3.9186	1201134	0.2464	56649929	2.9777	64303197	0.9012	15097123	49206071	3	
	0.1390		3.5442	1056811	0.2168	51208361	2.6917	58480218	0.8195	16739279	41740936	8	
	0.1850		7.7746	1500417	0.3078	111512255	5.8615	121192740	1.6984	17432768	103759966	9	
	0.1502		6.8565	943596	0.1936	97964163	5.1494	105824162	1.4830	15629299	90194857	9	
	0.0859	1		886558	0.1819	109089211	5.7342	113583958	1.5918	12606336	100977616	9	
	0.1382	_1		1685488	0.3458	81952110	4.3077	89186825	1.2499	13721219	75465602	4	
-	0.1289	_ !		812097	0.1666	56191850	2.9537	62940009	0.8820	13962924	48977081	4	
	0.1123	60121189		659410	0.1353	60780599	3.1949	66656897	0.9341	11563076	55093817	4	
	0.1063	81058358	5.7285	1758443	0.3608	82816801	4.3532	88378893	1.2386	11522410	76856480	3	
	0.0991	35669431		686790	0.1409	36356221		41542503	0.5822	12386569	29155931	ဗ	
21 5019936	0.0959	37390873		581716	0.1193	37972589		42992525	0.6025	11878686	31113836	3	
	0.1279			1266602	0.2599	86376025		93071089	1.3043	12406282	80664799	8	
İ	0.0631	_		646562	0.1326	68056682	_	71357551	1.0000	8232595	63124950	9	
	0.0204	_		412744	0.0847	64054476	_	65124338	0.9127	4441509	60682823	9	
	0.0997	_		1416145	0.2905	55325926	_	60541622	0.8484	10102977	50438641	4	-
3261854	0.0623	36387738		607147	0.1246	36994885	_	40256739	0.5642	7583898	32672837	4	
Ì	┙	_		3/ 1/20/	0.0762	343886/2		32432684	0.4966	4156254	312/9426	4	
		\perp	3.2108	1569047	0.3219	47001608		50987910	0.7146	8990014	41997893	3	
Ì			1.4901	497351	0.1020	21582220	_	24124814	0.3381	6888218	17236593	3	
!	_		1.3891	392097	0.0804	20047925	1.0538	21757031	0.3049	5185574	16571454	3	
2		-	2.8582	854394	0.1753	41297637		43765564	0.6133	6673606	37091941	17	
			i	411882	0.0845	32537744	1.7103	33075230	0.4635	3213824	29861401	5	
		Ö	- 1	173243	0.0355	30512225		30532405	0.4279	1407103	29125298	4	
2				811917	0.1666	29273893	_	31326308	0.4390	5929902	25396402	4	
	0.0150		1.2114	445411	0.0914	17586931	_	18370949	0.2575	2901456	15469490	3	
	0.0027		1.1147	245530	0.0504	16019029	_	16159176	0.2265	1471488	14687685	3	
	0.0295		2.5315	1064827	0.2185	36885882	_	38430878	0.5386	5140263	33290612	3	
38 867060	0.0166	10367353	0.7327	457435	0.000	4082478B	0 5500	11601848	0000	000000	200000	•	
				2	0000	200	_	0 0 0 0	0.1003	0/00700	93932/2	מי	

Table 20: Alvinn w/ Operating System, Operating System Data

	:		(11)	-					_					
tal Instru	Total Instruction References	seoue	197365478	1				-						
Data Reads			60413211											
Data writes			25986851											
tal Data	Total Data References		86400062											
Total References	ences		283765540											
Miss Statistics	itics:													
Cache	Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	Int(2)	int(3)
0	14733992	7.4653	17111983	28.3249	2467419	9.4949	19579402	22.6613	34313394	12.0922	9525760	24787510	124	
-	7955988	4.0311	9511514	15.7441	1506417	5.7968	11017931	12.7522	18973919	6.6865	5077360	13896307	252	
2	3629964	1.8392	3615836	5.9852	818052	3.1479	4433888	5.1318	8063852	2.8417	1855597	6207747	809	
က	1352554	0.6853	1923959	3.1847	259683	0.9993	2183642	2.5274	3536196	1.2462	860876	2674811	609	
4	6066645	3.0738	21068805	34.8745	5049067	19.4293	26117872	1.	32184517	11.3419	9652687	22531580	250	
5	5027332	2.5472	19994443		4642568	17.8651	24637011 28.5150	28.5150	29664343		6278659	23385434	250	
9	3384002	1.7146	19299145	31.9452	4462279	17.1713	23761424	27.5016	27145426	9.5661	5986612	21158564	250	
7	5239231	2.6546	23847634	39.4742	3671018 14.1264	14.1264	27518652	31.8503	32757883 11.5440	11.5440	15122893	17634866	124	
8	4643111	2.3525	20191087	33.4216	3236386	12.4539	. 23427473	27.1151	28070584	9.8922	8438096	19632364	124	:
6	2939946	1.4896	19254334	31.8711	3159903	12.1596	22414237	25.9424	25354183	8.9349	7204076	18149983	124	
10	5265285	2.6678	27647107	45.7633	3935017	15.1423	31582124	36.5534	36847409	12.9852	23487388	13359960	61	
=	4184315	2.1201	22136601	36.6420	2868716	11.0391	25005317		29189632 10.2865	10.2865	14092472	15097099	61	
12	3301257	1.6727	22629919	37.4586	2749314	10.5796		29.3741	28680490 10.1071	10.1071	11941180	16739249	61	
13	3297438	1 6707	16767809		3580919 13,7797	13.7797	20348728 23.5518	23.5518	23646166	8.3330	6212976	17432684	506	
14	2009299	1.0181	13487383		3075514	11.8349	16562897 19.1700	19.1700	18572196	_	2942471	15629219		
15	1767644	0.8956	10949622		2667886	10,2663	13617508 15.7610	15.7610	15385152	L.,	2778395	12606251		
16	2383453	1.2076	19885407		2558116	9.8439	22443523 25.9763	25.9763	24826976	8.7491	11105554	13721170	252	
17	1603663	0.8125	13387377	22.1597	2255217	8.6783	15642594 18,1048	18.1048	17246257	6.0776	3283133	13962872	252	
18	1565303	0.7931	11752256 19,4531	19.4531	1905488	7.3325	13657744 15.8076	15.8076	15223047	5.3647	3659777	1156018	252	
19	1976369	1.0014	20791098 34.4148	34.4148	2648988	10.1936	23440086 27.1297	27.1297	25416455	8.9569	13893950	11522380	125	
50	1309220	0.6633	16511427		1666971	6.4147	18178398 21.0398	21.0398	19487618	6.8675	7100955	12386538		
21	1298598	0.6580	15693384	25.9767	1507333	5.8004	17200717 19.9082	19.9082	18499315	6.5192	6620544	11878646	125	
22	2585730	1.3101	10587061	17.5244	2446141	9.4130	13033202 15.0847	15.0847	15618932		3211826	12406090	1016	
23	826419	0.4187	7521837	12.4506	1654138	6.3653	9175975	9175975 10.6203	10002394	3.5249	1768930	8232446	1018	
24	566490	0.2870	3989905		1026095	3.9485	5016000		5582490		1140075	4441397		
52	1836614	0.9306	9761843	16.1585	1814493	6.9824	11576336	13,3985	13412950	4.7268	3309544	10102898	508	
56	747689	0.3788	7704352	Τ,	1245750	4.7938	8950102	_	9697791		2113454			
27	564687	0.2861	4194660	6.9433	791513	3.0458	4986173	5.7710	5550860	1.9561	1394163	4156189	508	
28	1529552	0.7750	10302378	17.0532	1334490	5.1353	11636868		13166420		4176193			
59	624136	0.3162	9957029	16.4815	807181	3.1061	10764210	12.4586	11388346		4499917	6888176	253	
90	522451	0.2647	6878876	11.3864	446648	1.7187	7325524		7847975	2.7657	2662190		253	
31	1452006	0.7357	6871424	11.3740	1235969	4.7561	8107393	9.3835	9559399	3.3688	2885035	6673357	1007	
35	351236	0.1780	3045084	5.0404	614984	2.3665	3660068	4.2362	4011304	1.4136	796646	2312639	1019	
33	82589	0.0418	1395305	2.3096	297155	1,1435	1692460	1.9589	1775049	0.6255	367079	1406950	1020	
용	1241556	0.6291	7733697	12.8013	918076	3.5328	8651773	10.0136	9893329	3.4864	3963011	5929810	508	
32	287963	0.1459	3116622	5.1588	412029	1,5855	3528651	4.0841	3816614	1.3450	914720	2901385	209	
98	105590	0.0535	1817606	3.0086	187240	0.7205	2004846	2.3204	2110436	0.7437	638498	1471429	609	
37	978247	0.4957	9773521	16.1778	799544	3.0767	10573065	12.2373	11551312	4.0707	6410831	5140228	253	
38	299892	0 1510	587830	0 7260	251855	1 3540	6228100		6528082	2 300E	3199290	3328530		
	10000	2	200			5	00000		1000		20100		_	

Table 21: Alvinn w/ Operating System, Combined Data

Reference Statistics:	atlstlcs:													
Total Instruction References	on Refer	ences	5430587523											
Data Reads			1475426841											
Data writes			513415325											
Total Data References	ferences		1988842166											
Total References	ces		7419429689											
Miss Statistics:	:S:													T
	Inst	%	Read	%	Write	%	Data	%	Total	8	int(0)	int(1)	int(2)	int(2)
0 26	26511909	0.4882	79579417	5.3937	3575502	0.6964	83154919	4.1811	109666828	ľ			73,111	100
-	14534965	0.2676	51882856	3.5165	2303584	0.4487	54186440	2.7245	68721405	┸				
	5554089	0.1023	37693320	2.5547	1253818	0.2442	38947138	1.9583	44501227	1_				
ĺ	2078295	0.0383	18062370	1.2242	459252	0.0895	18521622	L.	20599917	0.2776				
	20945006	0.3857	167238878	11,3349	7234450	1.4091	174473328		195418334	2 6339				
5 19	19541133	0.3598	143766881	9.7441	5805188	1.1307	149572069		169113202	上				
-	18227072	0.3356		9.2513	5569699	1.0848	142066160	7.1432	160293232	1_				
	16411145	0.3022		9.6096	6101497	1.1884	147884330	7.4357	164295475	L				
Ī	15605108	0.2874		6.3661	4472334	0.8711	98399060	4.9476	114004168	L				
	13677086	0.2519		5.8610	3993669	0.7779	90469071	4.5488	104146157					
	13754317	0.2533	159879374	10.8361	6729674	1.3108	166609048	8.3772	180363365	L				
	11837583	0.2180	77585396	5.2585	4069850	0.7927	81655246	1	93492829	L				
	10573114	0.1947	72781469	4.9329	3806125	0.7413	76587594	3.8509	87160708					
13 12	12977923	0.2390	126779647	8.5927	5081336	0.9897	131860983	6.6300	144838906	<u> </u>				
	9869298	0.1817	110507950	7.4899	4019110	0.7828	114527060	5.7585	124396358	1.6766				
15 6	6262391	0.1153	119152275	8.0758	3554444	0.6923	122706719	6.1698	128969110					
	9618168	0.1771	100152029	6.7880	4243604	0.8265	104395633	5.2491	114013801	1.5367				
	8351822	0.1538	68767130	4.6608	3067314	0.5974	71834444	3.6119	80186266	1.0808				
	7441601	0.1370	71873445	4.8714	2564898	0.4996	74438343	3.7428	81879944	1.1036				
	1938461	0.1388	101849456	6.9031	4407431	0.8585	106256887	5.3427	113795348	1.5337				
	20202	0.1196	52180858	3.5367	2353761	0.4585	54534619	i	61030121	0.8226				
	6318534	0.1164	53084257	3.5979	2089049	0.4069	55173306	2.7741	61491840	0.8288				
	9280794	0.1709	95696484	6.4860	3712743	0.7231	99409227	4.9983	108690021	1.4649				
	4127288	0.0760	74931957	5.0787	2300700	0.4481	77232657	3.8833	81359945	1.0966				
	1636352	0.0301	67631637	4.5839	1438839	0.2802	69070476	3.4729	70706828	0.9530				
	7052310	0.1299	63671624	4.3155	3230638	0.6292	66902262	3.3639	73954572	0.9968				
	4009543	0.0738	44092090	2.9884	1852897	0.3609	45944987	ı	49954530	0.6733				
2/ 1	1611699	0.0297	38212045	2.5899	1162800	0.2265	39374845	1.9798	40986544	0.5524				
	5515854	0.1016	55734939	3.7775	2903537	0.5655	58638476	2.9484	64154330	0.8647				
29	3166730	0.0583	31041898	2.1039	1304532	0.2541	32346430	1.6264	35513160	0.4787				
ĺ	2231557	0.0411	26534704	1.7984	838745	0.1634	27373449	1.3764	29605006	0.3990				
	3919933	0.0722	47314667	3.2068	2090363	0.4071	49405030	2.4841	53324963	0.7187				
	888722	0.0164	35170946	2.3838	1026866	0.2000	36197812	1.8200	37086534	0.4999				
33	102769	0.0019	31734287	2.1509	470398	0.0916	32204685	1.6193	32307454	0.4354				
	3293971	0.0607	36195673	2.4532	1729993	0.3370	37925666	1.9069	41219637	0.5556				
	1071981	0.0197	20258142	1.3730	857440	0.1670	21115582	1.0617	22187563	0.2990				
	245737	0.0045	17591105	1.1923	432770	0.0843	18023875	0.9062	18269612	0.2462				
37 2	2523243	0.0465	45594576	3.0903	1864371	0.3631	47458947	1	49982190	0.6737				
	1166952	0.0215	16243688	1.1009	809290	0.1576	17052978	0.8574	18219930	0.2456				
	332482	0.0061	12025461	0.8150	401044	0.0781	12426505	0.6248	12758987	0.1720				

Table 22: Compress and GCC w/ Operating System, Compress Data

Reference Statistics	Statistics:													
Total Instruction References	tion Refer	ences	87045885											
Data Reads			22411994											
Data writes			8521651											
Total Data References	References	-	30933645											
Total References	sacus		117979530											
Miss Statistics:	tles:													
Cache	Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0	1498727	1.7218	5111048	5111048 22.8050	219067	2.5707	5330115	17.2308	6828842	5.7882	2990684	3401796	3359028	4
-	945225	1.0859	4617692	617692 20.6037	141510	1.6606	4759202	15,3852	5704427	4.8351	947086	2751523	2266786	4
2	224332	0.2577	3703986	3703986 16.5268	71570	0.8399	3775556	12.2053	3999888	3.3903	782543	1841532	1652508	4
ဇ	56335	0.0647	3355032	3355032 14.9698	39180	0.4598	3394212	10.9726	3450547	2.9247	623239	1869438	927566	4
4	2321467	2.6669	5476227	5476227 24.4344	282158	3.3111	5758385	18.6153	8079852	6.8485	971277	4858237	3791656	9
2	930778	1.1382	4717087	4717087 21.0472	184074	2,1601	4901161	15.8441	5891939	4.9940	1033675	2309277	2404433	9
9	829248	0.9527	4494945	4494945 20.0560	151323	1.7757	4646268	15.0201	5475516	4.6411	1030056	1853536	2339753	9
7	1531662	1.7596	5842933	5842933 26.0706	519792	6.0997	6362725		7894387	6.6913	741802	5381938	4739872	4
8	673638	0.7739	5451247	5451247 24.3229	284766	3.3417	5736013	18.5430	6409651	5.4329	1355069	3448973	2245936	4
6	620694	0.7131	4785458	4785458 21.3522	214598	2.5183	5000056	16.1638	5620750	4.7642	2434743	2383567	2460653	4
9	1315094	1.5108	7985939	7985939 35.6324	606797	7.1207	8592736	27.7780	9907830	8.3979	523800	8125374	4198423	4
7	482512	0.5543	6511508 29.0537	29.0537	401943	4.7167	6913451	22.3493	7395963	6.2689	2652859	5291458	4906594	4
12	450616	0.5177	5164297	5164297 23.0426	328713	3.8574	5493010	17.7574	5943626	5.0378	1197389	3714170	1621100	4
13	741824	0.8522	4910633 21.9107	21.9107	202880	2.3808	5113513	5113513 16.5306	5855337	4.9630	940786	3044327	1870218	9
14	492359	0.5656	4102808	4102808 18.3063	118938	1.3957	4221746 13.6477	13.6477	4714105	3.9957	884151	2176337	1970561	9
15	275731	0.3168	3959052	3959052 17.6649	91365	1.0722	4050417	4050417 13.0939	4326148	3.6669	823013	2104759	881733	9
16	501909	- 1	5264529	5264529 23,4898	422086	4.9531	5686615	5686615 18.3833	6188524	5.2454	789453	3778741	2418292	4
17	392486		4294334	4294334 19.1609	167562	1.9663	4461896 14.4241	14.4241	4854382	4.1146	834351	2357218	2230475	4
18	266031	- 1	4199640	4199640 18.7384	107409	1.2604	4307049	13,9235	4573080	3.8762	824533	2099500	1649043	4
19	356651	- 1	6977312	6977312 31.1320	473195	5.5529	7450507	24.0854	7807158	6.6174	680895	5788349	694447	4
20	328810	Į	4977349 22.2084	22.2084	248266	2.9134	5225615	16.8930	5554425	4.7080	714505	3285748	753481	4
21	252261		4569806	4569806 20,3900	171217	2.0092	4741023	15.3264	4993284	4.2323	786706	2512091	1694483	4
22	268272	- 1	3924079	3924079 17.5088	128609	1.5092	4052688	13.1012	4320960	3.6625	608108	2371899	1340946	7
23	190444	0.2188	3730004	3730004 16.6429	90613	1.0633	3820617	12,3510	4011061	3.3998	714080	2231979	1064996	9
54	60562	0.0696	3602878 16.0757	16.0757	74627	0.8757	3677505	11.8884	3738067	3.1684	657301	2261915	818844	7
25	198900	0.2285	4076345	4076345 18.1882	134426	1.5775	4210771	13.6123	4409671	3.7377	596722	2560321	1252623	5
56	160089	0.1839	3878708	3878708 17.3064	102744	1.2057	3981452		4141541	3.5104	705643	2317764	1118130	4
27	65057	0.0747	3715160 16.5767	16.5767	56035	0.6576	3771195	12.1912	3836252	3.2516	675955	2259529	1035444	4
28	143016	0.1643	4325929	4325929 19.3018	182247	2.1386	4508176 14.5737	14.5737	4651192	3.9424	582741	2888221	1180226	4
29	136950	0.1573	4097636	4097636 18.2832	148564	1.7434	4246200		4383150	3.7152	693288	2480213	1107306	4
90	80953	0.0930	3929986	3929986 17.5352	75500	0.8860	4005486	12.9486	4086439	3,4637	723844	2228626	1424921	4
31	111829	0.1285	3607865	3607865 16.0979	74686	i	3682551	3682551 11.9047	3794380	3.2161	506201	2399075	660688	2
32	37061	0.0426	3441580	3441580 15.3560	48013	0.5634	3489593	3489593 11.2809	3526654	2.9892	534499	2308126	1598864	5
33	16448	0.0189	3397851	3397851 15.1609	40936	0.4804	3438787 11.1167	11.1167	3455235	2.9287	514763	2375915	564552	5
8	82342	0.0946	3753468	3753468 16.7476	91129	1.0694	3844597	3844597 12.4285	3926939	3.3285	502981	2544547	879407	4
35	29719	0.0341	3576087 15.9561	15.9561	57466	- 1	3633553	3633553 11.7463	3663272	3.1050	569025	2329191	1723267	4
98	17018	0.0196	3530748	15.7538	37072		3567820	3567820 11.5338	3584838	3.0385	567282	2365119	1463365	4
37	56842	- 1	3923724	3923724 17.5073	107499	1.2615	4031223	13.0318	4088065	3.4651	490762	2709049	888250	4
38	22294	- 1	3700435	3700435 16.5110	65792	0.7721	3766227	12.1752	3788521	3.2112	598070	2309659	880788	4
39	16515	0.0190	3660335	3660335 16.3320	48826	0.5730	3709161 11.9907	11.9907	3725676	3.1579	637518	2236267	851887	4

Table 23: Compress and GCC w/ Operating System, GCC Data

Reference Statistics	Istics:	-												
Total Instruction References	Reference	ses	68021687											
Data Reads			21218807											
Data writes			8094452											
Total Data References	rences		29313259											
Total References	S		97334946											
Miss Statistics:														
Cache Inst		%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0 32	_	4.8456	2459680 11.5920	11.5920	723132	8.9337	3182812	10.8579	6478895	6.6563	1028483	2883072	2924672	0
	_	3.8219	1787496		497655	6.1481	2285151	7.7956	4884894	5.0186	1233408	2131364	1951283	0
		2.6035	1138682		302147	3.7328	1440829	4.9153	3211757	3.2997	626709	1245364	1197420	0
		1.3862	761075	3.5868	145878	1.8022	906953	3.0940	1849896	1.9005	370904	931808	547184	0
		6.0611	3081905	14.5244	1145900	14.1566	4227805	14.4228	8350701	8.5793	1260398	4669629	4813698	0
5 41	_	6.0363	2607875	12.2904	985282	12.1723	3593157	12.2578	7699142	7.9099	1390621	1635722	3721478	0
	4	5.9782	2510744	11.8326	941974	11.6373	3452718	3452718 11.7787	7519219	7.7251	1453780	2635897	3429542	0
	_	4.4868	3263379	15.3797	949620	949620 11.7317	4212999	4212999 14.3723	7264966	7.4639	3074513	4339113	4513198	0
		4.4721	2603518 12.2699	12.2699	758076	9.3654	3361594	3361594 11.4678	6403596	6.5789	1060566	2186502	3182425	0
	_	4.4111	2441452 11.5061	11.5061	711702		3153154	3153154 10.7568	6153629	6.3221	1066864	2392483	2694282	0
	_	3.3141	3580808 16.8756	16.8756	842419	Τ,	4423227	4423227 15.0895	6677558	6.8604	722055	4551380	4684193	0
	_	3.2744	2701492	12.7316	616988	7.6224	3318480	11.3207	5545783	5.6976	804760	1532627	3208396	0
12 21		3.1933	2343990 11.0468	11.0468	539195	6.6613	2883185	9.8358	5055308	5.1937	869941	2362408	2548206	0
		4.4386	2345948 11,0560	11.0560	867221	10.7138	3213169	10.9615	6232351	6.4030	1072934	1888358	3271059	0
14 27		4.0907	1859600	\perp	678210	8.3787	2537810		5320379	5.4661	1117905	1663299	2539175	0
		4.0412	1699195		616873	7.6209	2316068	7.9011	5064962	5.2036	1136406	1903892	2531096	0
16 23		3.3861	2454529		717515	8.8643	3172044		5475299	5.6252	865327	2116430	2972214	0
	_	3.1465	1966915		555454	6.8622	2522369		4662680	4.7903	919720	1681856	2061104	0
18 21		3.1535	1870759	_	525646	6.4939	2396405		4541461	4.6658	953056	1666212	1922193	0
		2.5802	2683167	_	627119	7.7475	3310286	. 1		5.2041	2395163	2755438	2999482	0
	_	2.4242	2012736	_	448882	5.5456	2461618	!		4.2231	1394966	1569750	1774823	0
Ì	_	2.4515	1920310	_	422896	5.2245	2343206		4010783	4.1206	1070674	1721568	1503880	0
22 20		3.0694	1569687		561304	6.9344	2130991	7.2697	4218827	4.3343	834523	1348692	2035612	0
	\perp	2.4130	1233972		450730	5.5684	1684702		3326044	3.4171	745690	1065662	1514692	0
		2.0108	1033688		376112	4.6465	1409800	1	2777569	2.8536	611991	818260	1347318	0
	4	2.3897	1673006		462669	5.7159	2135675	1	3761170	3.8642	683684	1261991	1815495	0
26 13	_	1.9444	1352598		367772		1720370	_	3042984	3.1263	650922	1124145	1267917	0
	_	1.7309	1190642		313719		1504361	5.1320	2681775	2.7552	587366	902114	1192295	0
	_	1.8/55	18484/1	_ _	403700		2252171	7.6831	3527923	3.6245	600138	1607075	1741760	0
		1.5879	1518438		315306		1833744		2913855	2.9936	588300	1195514	1109104	0
_		1.5035	1406373		289120		1695493	i	2718227	2.7927	580149	1145049	993029	0
	\perp	1.3867	1107279	_1	312804	3.8644	1420083		2363309	2.4280	502693	893760	966856	0
	_	1.0481	799519		211800	2.6166	1011319		1724253	1.7715	351881	686665	685707	0
	_	0.7513	683195		184557		867752	2.9603	1378772	1.4165	279199	565539	534034	0
		1.0901	1232346		269928		1502274	5.1249	2243765	2.3052	446326	884330	913109	0
	_	0.8651	942106		180063		1122169	3.8282	1710645	1.7575	340286	771941	598418	0
36	- 1	0.6729	844133	!	159716	!	1003849		1461599	1.5016	296742	653623	511234	0
		0.8901	1386455	[1662697		2268133	2.3302	407800	892105	968228	0
38	-	0.7277	1106104				1284014		1779032		352377	886270	540385	0
	420627 0	0.6184	1074871	2.0657	169522	2.0943	1244393	4.2452	1665020	1.7106	327173	854522	483325	0

Table 24: Compress and GCC w/ Operating System, Operating System Data

Reference	Reference Statistics:													
Total Instru	Total Instruction References	ences	28102411											
Data Reads	S		7468658											
Data writes	s		4160003											
Total Data	Total Data References		11628661											
Total References	rences		39731072											
Miss Statistics:	stlcs:													
Cache	Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	Int(1)	int(2)	int(3)
0	2346796	8.3509	1982824	26.5486	569333	13.6859	2552157	21.9471	4898953	12.3303	2945432	901293	1052104	124
-	1914805	6.8137	1550741	20.7633	467924	11.2482	2018665 17.3594	17.3594	3933470	9.9002	2085936	919618	927664	252
2	1386288	4.9330	1082465	14.4934	345335	8.3013	1427800 12.2783	12.2783	2814088	7.0828	1404586	770674	638320	508
3	785675	2.7958	774395	10.3686	202941	4.8784	92226	8.4045	1763011	4.4374	738329	649223	374951	508
4	3221708	11.4642	2194271	29.3797	829816	19.9475	3024087	26.0055	6245795	15.7202	4014003	945006	1286536	250
2	3163371	11.2566	1994223					23.7573	5926028	14.9153	3501622	995605	1428551	250
9	3193637	\Box	1940224	25.9782			2700527	23.2230	5894164	14.8351	3410221	986064	1497629	250
7	2279492	_	2271720	30.4167		15.0657	2898453 24.9251	24.9251	5177945 13.0325	13.0325	3475542	721143	981136	124
8	2252370	_	1972668	26.4126	548318		2520986 21.6791	21.6791	4773356 12.0142	12.0142	2879271	800072	1093889	124
6	2265310	$ \bot $	1904701		533695	12.8292	2438396 20.9688	20.9688	4703706 11.8389	11.8389	2745405	844691	1113486	124
유	1673619	_	2325787				2881234	2881234 24.7770	4554853 11.4642	11.4642	3308977	511151	734665	9
=	1659018		1980406			-	2424726 20.8513	20.8513	4083744 10.2785	10.2785	2693052	571880	818752	09
12	1662297	_	1869147	25.0265	413527	9.9405	2282674 19.6297	19.6297	3944971	9.9292	2466649	592292	885970	9
13	2646875		1774284	23.7564	700216		2474500 21.2793	21.2793	5121375		3107461	922617	1090791	506
44	2372854		1562768	1562768 20.9243	622838	14.9721	2185606 18.7950	18.7950	4558460	11.4733	2556197	874443	1127314	506
15	2192995	_	1454613	1454613 19.4762	611808	14.7069	2066421 17.7701	17.7701	4259416	10.7206	2299809	823907	1135194	506
16	1883037	9002.9	1885878	25.2506	520172	12.5041	2406050 20.6907	20.6907	4289087	10.7953	2634215	772013	882607	252
17	1734161		1572077	21.0490		10.8994	2025492		3759653	9.4628	2005494	815303	938604	252
18	1654535		1519065	1519065 20.3392	442582		1961647		3616182	9.1016	1838515	807363	970052	252
19	1400935		1866650			-	2321564		3722499	9.3692	2324478	886699	727909	124
ຂ	1325322		1623555		357107	- 1	1980662		3305984	8.3209	1825454	698933	781473	124
21	1282233		1526430		340042		1866472		3148705	7.9250	1576634	759626	812321	124
22	1908098	_	1375650		596045		1971695		3879793	9.7651	2436738	600177	841861	1017
23	1695769	┙	1105547		499117		1604664		3300433	8.3069	1840212	713266	745937	1018
24	1445729	4	973920		456646		1430566		2876295	7.2394	1606537	657761	610980	1017
52	1368708		1418567		431756		1850323		3219031	8.1020	1938411	587295	692818	507
56	1232775	_	1166839	15.6231	361862	9.6986	1528701		2761476	6.9504	1404694	699588	656686	508
27	1076492	_	1083626	14.5090	337796		1421422		2497914	6.2871	1234078	674613	588715	208
28	1029580	1	1461182		349823	ļ	1811005		2840585	7.1495	1657458	576947	605928	252
29	936558	_	1263986		288057	6.9244	1552043		2488601	6.2636	1206759	686488	595102	252
90	851957	_	1209837		276356		1486193		2338150	5.8849	1034005	712766	591127	252
31	943273	i	1108793		380555		1489348		2432621	6.1227	1422865	501546	507191	1019
32	777341	_	790038	-	282248	6.7848	1072286		1849627	4.6554	962381	531863	354364	1019
ဗ	694886		664638		245756	5.9076	910394	7.8289	1605280	4.0404	810440	513780	280041	1019
ষ্ঠ	707908	_	1163339	!	306375	7.3648	1469714	12.6387	2177622	5.4809	1227909	498063	451142	508
32	590235		884949		225709	5.4257	1110658	9.5510	1700893	4.2810	791176	562142	347067	508
36	525479		797538		200547		998085		1523564	3.8347	659135	560995	297826	508
37	564227	_	1277802	17.1089	261602		1539404	1	2103631	5.2947	1204886	486911	411582	252
88	463834	_	1034358	1034358 13.8493	188460	4.5303	1222818	-	1686652	4.2452	736025	592591	357754	252
39	414239	1.4740	970269	970269 12.9912	173938	4.1812	1144207	9.8395	1558446	3.9225	593578	634887	329729	252

Table 25: Compress and GCC w/ Operating System, Combined Data

Reference Statistics:	tatistics:													
Total Instruction References	tion Refere	secue	183169983											
Data Reads			51099459											
Data writes			20776106											
Total Data References	eferences		71875565											
Total References	nces		255045548											
MISS Statistics:	lcs:													
	Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	inf(1)	int(2)	int(3)
0	7141606	3.8989	9553552	9553552 18.6960	1511532	7.2753	11065084	15.3948	18206690	7.1386				7.
1	5459773	2.9807	7955929	7955929 15.5695	1107089	5.3287	9063018 12.6093	12.6093	14522791	5.6942				
2	3381548	1.8461	5925133	-	719052	3.4610	6644185	9.2440	10025733	3.9310				
0	1784953	0.9745	4890502		387999	1.8675	5278501	7.3439	7063454	2.7695				
4	9666071	5.2771	10752403	21.0421	2257874	10.8676	13010277	18.1011	22676348	8.8911				
2	8260134	4.5095	9319185	9319185 18.2373	1937790	9.3270	11256975 15,6618	15.6618	19517109	7.6524				
9 -	8089386	4.4163	8945913	3945913 17.5069	1853600	8.9218	10799513	15.0253	18888899	7.4061				
,	6863121	3.7469		378032 22.2664	2096145	10.0892	13474177	18.7465	20337298	7.9740				
8	5968010	3.2582	10027433	0027433 19.6234	1591160	7.6586	11618593 16,1649	16.1649	17586603	6.8955				
6	5886479	3.2137	9131611	131611 17.8703	1459995	7.0273	10591606 14.7360	14.7360	16478085	6.4608				
10	5243044	2.8624	13892534 27.1872	27.1872	2004663	9.6489	15897197 22.1177	22.1177	21140241	8.2888				
-	4368833	2.3851	11193406	193406 21.9051	1463251	7.0430	12656657 17.6091	17.6091	17025490	6.6755				
12	4285036	2.3394	9377434	3377434 18.3513	1281435	6.1678	10658869 14.8296	14.8296	14943905	5.8593				
EL :	6407881	3.4983	9030865		1770317	8.5209	10801182 15.0276	15.0276	17209063	6.7474				
14	5647782	3.0834	7525176	14.7265	1419986	6.8347	8945162	8945162 12,4453	14592944	5.7217				
15	5217620	2.8485	7112860	7112860 13.9196	1320046	6.3537	8432906	8432906 11.7326	13650526	5.3522				
16	4688201	2.5595	9604936	9604936 18.7966	1659773	7.9889	11264709 15.6725	15.6725	15952910	6.2549				
17	4266958	2.3295	7833326	7833326 15.3296	1176431	5.6624	9009757	12.5352	13276715	5.2056				
81	4065622	2.2196	7589464	7589464 14.8523	1075637	5.1773		12.0557	12730723	4.9915				
19	3512693	1.9177	11527129	1527129 22.5582	1555228	7.4857	13082357	18.2014	16595050	6.5067				
50	3303081	1.8033	8613640	3613640 16.8566	1054255	5.0744	9667895	9667895 13,4509	12970976	5.0857				
21	3202071	1.7481	8016546	3016546 15.6881	934155	4.4963	8950701	12.4531	12152772	4.7649				
22	4264206	2.3280	6869416	5869416 13.4432	1285958	6.1896	8155374	٠.	12419580	4.8696				
2 2	352/555	1.9258	6069523	5069523 11.8779	1040460	5.0080	7109983		10637538	4.1708				
24	2874060	1.5691	5610486	5610486 10.9795	907385	4.3674	6517871	9.0683	9391931	3.6825				
2 8	3193103	1.7432	7167918	7167918 14.0274	1028851	4.9521	8196769		11389872	4.4658				
07	2010060	1.4625	6398145	5398145 12.5210	832378	4.0064	7230523		9946001	3.8997				
28	2448348	1 2267	2636628	262660 44 0406	70/550	3.4056	6696978		9015941	3.5350				
200	2153610	1 1757	6880060	SBROOM 12 4641	764027	4.304	95/1352	10.6400	00/61011	4.3207				
30	1955644	1 0677	6546196	12 8107	640076	20132	7187177	0.000	9785606	3.6368				
34	1998328	1 0010	5823937		ZEBOAE	20000	6504090	9.3930	3142010	0.0040				
32	1527336	0.8338	5031137	_!	542061	2,6091	557319B	┸	7100534	2 7840				
33	1222354	0.6673	4745684	9.2872	471249	2.2682	5216933	<u></u>	6439287	2 524B				
34	1531741	0.8362	6149153	3149153 12.0337	667432	3.2125	6816585	1	8348326	3 2733				
35	1208430	0.6597	5403142	5403142 10.5738	463238	2.2297	5866380	J	7074810	2.7739				
36	1000247	0.5461	5172419	5172419 10.1223	397335	1.9125	5569754	_	6570001	2.5760				
37	1226505	9699.0	6587981	5587981 12.8925	645343	3,1062	7233324	· .	8459829	3.3170				
38	981146	0.5356	5840897	5840897 11.4304	432162	2.0801	6273059	8.7277	7254205	2.8443				
39	851381	0.4648	5705475	5705475 11.1654	392286	1.8882	6097761	8.4838	6949142	2.7247				

Table 26: Compress and Espresso w/ Operating System, Compress Data

Referen	Reference Statistics:													
Total Ins	Total Instruction References	ences	87045885											
Data Reads	ads		22411994											
Data writes	tes		8521651											
Total Da	Total Data References		30933645											
Total Re	Total References		117979530											
MISS St	Miss Statistics:													
Cache	Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0	1249023	1.4349	4875818	21.7554	172163	2.0203	5047981	16.3187	6297004	5.3374	883351	4034776	1378873	4
-	741902	0.8523	4377883	4377883 19.5337	98848	1.1600	4476731	14.4720	5218633	4.4233	838125	3380432	1000072	4
2	117209	0.1347	3518959	3518959 15.7012	48755	0.5721	3567714	11.5334	3684923	3.1234	628861	2333977	722081	4
8	16120	0.0185	3189503	3189503 14.2312	26317	0.3088	3215820	10.3959	3231940	2.7394	514123	2296081	421732	4
4	1849816	2.1251	5340555	23.8290	256805	3.0136	5597360	18.0947	7447176	6.3123	783065	5098571	4512527	9
2	401699	0.4615	,	4548709 20.2959	153069	1.7962	4701778 15.1996	15.1996	5103477	4.3257	843730	2632417	2446822	9
9	201315	0.2313	,	1261903 19.0162	114732	1.3464	4376635 14.1485	14.1485	4577950	3.8803	773060	2253301	2253172	9
7	1250653	1.4368	5737477	5737477 25.6000	496822	5.8301	6234299 20.1538	20.1538	7484952	6.3443	2877211	5651216	5448885	4
8	289833	0.3330	5318351	5318351 23.7299	250565	2.9403	5568916 18.0028	18.0028	5858749	4.9659	2525379	3792984	1311480	4
6	172813	0.1985	4592674	1592674 20.4920	175143	2.0553	4767817 15.4130	15.4130	4940630	4.1877	733622	2800032	2545557	4
9	1174475	1.3493	7923558	7923558 35.3541	588258	6.9031	8511816	27.5164	9686291	8.2101	6822276	8333952	6102541	4
-	274821	0.3157	6436516	3436516 28.7191	377823	4.4337	6814339 22.0289	22.0289	7089160	6.0088	3228447	5515239	3284533	4
12	182258	0.2094	5079384	5079384 22.6637	308791	3.6236	5388175 17.4185	17.4185	5570433	4.7215	571101	3946244	3658545	4
13	287388	0.3302	4774522	4774522 21.3034	178018	2.0890	4952540 16,0102	16.0102	5239928	4.4414	709318	3226647	1303957	9
4	180081	0.2069	3964947	3964947 17.6912	06866	1.1722	4064837 13.1405	13.1405	4244918	3.5980	651288	2384590	1209034	9
15	44307	0.0509	3834975	3834975 17.1113	69062	0.9279	3914044 12.6530	12.6530	3958351	3.3551	610058	2305047	1043240	9
16	206954	0.2378	5140078	5140078 22.9345	399427	4.6872	5539505 17.9077	17.9077	5746459	4.8707	656058	4073328	3150908	4
17	156957	0.1803	4149660	4149660 18.5154	136988	1.6075	4286648 13.8576	13.8576	4443605	3.7664	2583623	2725389	1044366	4
18	48353	0.0555	4029441	4029441 17.9789	74146	0.8701		13.2658	4151940	3.5192	656982	2518396	976558	4
19		0.2054	6878721	6878721 30.6921	451106	5.2936	7329827	23.6953	7508593	6.3643	617205	6083762	3814355	4
ล	•		4835808	4835808 21.5769	212715	2.4962	5048523 16.3205	16.3205	5205447	4.4122	623073	3661100	921270	4
21		ı	4397479	4397479 19.6211	127933	1.5013	4525412	14.6294	4581575	3.8834	680949	2961225	990581	4
22	61813		3843685	3843685 17.1501	111179	1.3047	3954864	12.7850	4016677	3.4046	448678	2525508	1042485	9
ಬ		0.0478	3627375	3627375 16.1850	81617	0.9578	3708992	11.9902	3750605	3.1790	477003	2332664	2168708	9
54		1	3543961	3543961 15.8128	71530	0.8394	3615491	3615491 11.6879	3627424	3.0746	449532	2353971	823915	9
25		1	3973988	3973988 17.7315	105314	1.2358	4079302	13.1873	4133448	3.5035	469757	2837914	1808941	4
56		1	3749168	3749168 16.7284	81168	0.9525	3830336 12.3824	12.3824	3859724	3.2715	525276	2585590	748854	4
27			3627558	3627558 16,1858	43176	0.5067	3670734	3670734 11.8665	3684478	3.1230	513538	2510736	660200	4
28			4198818	4198818 18.7347	147222	1.7276	4346040	4346040 14.0496	4378899	3.7116	494696	3219192	665007	4
ଷ			3937632	3937632 17.5693	114428	1.3428	4052060 13.0992	13.0992	4078129	3.4566	563142	2843748	671235	4
99			3782336	16.8764	44857	0.5264	3827193	3827193 12.3723	3843566	3.2578	594011	2623105	626446	4
3	,		3553160	3553160 15.8538	71584	0.8400	3624744	3624744 11.7178	3666367	3.1076	387856	2636434	642073	4
32			3371037	3371037 15.0412	41371	0.4855	3412408 11.0314	11.0314	3418282	2.8974	390488	2488808	538981	5
33	3714		3334908	3334909 14.8800	36893	0.4329	3371802	10.9001	3375516	2.8611	361123	2518790	495599	4
ਲੋ	22731		3679179	3679179 16.4161	80412	0.9436	3759591 12.1537	12.1537	3782322	3,2059	416368	2834225	531725	4
32	3963	- 1	3475737	3475737 15.5084	33515	0.3933	3509252	3509252 11.3445	3513215	2.9778	445681	2613314	454216	4
38	3011	0.0035	3433628	3433628 15.3205	24092	0.2827	3457720	11.1779	3460731	2.9333	441366	2619103	400258	4
37	20201	ĺ	3833700	3833700 17.1056	93217	1.0939	3926917	3926917 12.6946	3947118	3.3456	427638	3029862	489614	4
38	3082	j	3589188	3589189 16.0146	39686	0.4657	3628875	3628875 11.7312	3631957	3.0785	500643	2683794	1597469	4
33	3210	0.0037	3534656	3534656 15.7713	25632	0.3008	3560288 11.5094	11.5094	3563498	3.0204	533372	2618974	411148	4

Table 27: Compress and Espresso w/ Operating System, Espresso Data

Reference Statistics:	Statistics:													
Total Instru	Total Instruction References	ences	99475944											
Data Reads	s		24280822										1	
Data writes			4659787											
Total Data	Total Data References		28940609											
Total References	ences		128416553											
MISS Statistics:	stics:													
Cache	Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(2)
0	935344	0.9403	1633589	6.7279	151318	3.2473	1784907	6.1675	2720251	2.1183	407172	1372386	040603	(5)
-	693430	0.6971	1235501	5.0884	108165	2.3212	1343666	4.6428	2037096	1.5863	323283	997695	716118	0
2	346611		774431	3.1895	83916	1.8009	858347	2.9659	1204958	0.9383	200219	721268	274474	
က	194955		413495	1.7030	40145	0.8615	453640	1.5675	648595	0.5051	103260	422215	103130	
4	1754647		2803359	11,5456	237876	5.1049	3041235	1	4795882	3.7346	1720322	1604038	2744011	
2	723285	_1	2254691		210905	4.5261	2465596		3188881	2.4832	565472	1619510	1003800	
9	206069	0.6945	2193038	9.0320	205265	4.4050	2398303	8.2870	3089210	2.4056	601744	1587510	939389	0
7	1276331		2506861	•	197672	4.2421	2704533	9.3451	3980864	3.1000	350139	1903977	2450787	٥
80	512459	i	1808852		162506	3.4874	1971358	6.8117	2483817	1.9342	399146	1324436	760235	0
6	479060	0.4816	1685322		154974	3.3258	1840296	6.3589	2319356	1.8061	403651	1312312	513952	0
0	1059126	1.0647	2651099	_	184055	3.9499	2835154	9.7965	3894280	3.0325	242949	2741426	2802143	
=	403647	0.4058	1594340	_	130100	2.7920	1724440	5.9585	2128087	1.6572	827396	921486	836099	0
12	371854	0.3738	1405400	_	117740	2.5267	1523140	5.2630	1894994	1.4757	331357	594073	515091	P
13	1442306	1.4499	2261220		182263	3.9114	2443483	8.4431	3885789	3.0259	376369	1298958	2210462	0
4	430209	ŀ	1780515	[161543	3.4667	1942058	6.7105	2372267	1.8473	444211	1203443	724613	0
15	342218		1690616		152118	3.2645	1842734	6.3673	2184952	1.7015	428014	1042176	714762	0
9 !	1064894	_1.	1911840		149935	3.2176	2061775	7.1242	3126669	2.4348	266713	1012400	1847556	
/[311352	0.3130	1364899	5.6213	128020	2.7473	1492919	5.1586	1804271	1,4050	335612	1040354	428305	0
2 9	252335	0.2537	1295229	5.3344	120189	2.5793	1415418	4.8908	1667753	1.2987	341173	972229	354351	0
2 6	902485	0.9072	1915923	7.8907	133351	2.8617	2049274	7.0810	2951759	2.2986	202617	803868	1945274	0
8 2	264215	0.2656	1163319	4.7911	103842	2.2285	1267161	4.3785	1531376	1.1925	257615	512589	355838	0
17	209903	0.2110	1096330	4.5152	95221	2.0435	1191551	4.1172	1401454	1.0913	264634	936310	200510	0
7 5	329169	0.3309	1706797	7.0294	150441	3.2285	1857238	6.4174	2186407	1.7026	264653	1039342	882412	0
57 5	161030		1338970	5.5145	116238	2.4945	1455208	5.0283	1616238	1.2586	288418	937609	390219	0
20	110020	- 1	12/4638	5.2496	106320	2.2816	1380958	4.7717	1499584	1.1677	230875	391556	446659	0
67	44500		1403438	5.7800	124172	2.6648	1527610	5.2784	1770817	1.3790	206902	823217	740698	0
270	70000		99/555	4.1084	91465	1.9629	1089020	3.7629	1204672	0.9381	225416	747453	231803	O
700	170054	0.0934	904006	3.7231	83013	1.7815	987019	3.4105	1079943	0.8410	191780	660343	227820	0
000	19000	0.1000	1319378	5,4338	108152	2.3210	1427530	4.9326	1607384	1.2517	169482	662757	775145	O
87	30300	0.0995	840552	3.4618	74631	1.6016	915183	3.1623	1014148	0.7897	184754	669141	160253	0
00 20	00/03	- [84/8//	3.186/	69738	1.4966	843496	2.9146	930279	0.7244	180267	207881	124833	0
5 8	123380	- 1	938463	3.8650	86705	1.8607	1025168	3.5423	1148748	0.8945	122672	641568	384508	0
32	50236	1	689103	2.8381	67758	1.4541	756861	2.6152	807097	0.6285	117753	538819	150525	0
2 2	20035	- 1	616656	2.5397	54932	1.1789	671588	2.3206	691623	0.5386	95049	495201	101373	0
2 c	9008	ı	829877	3.4178	74155	1.5914	904032	3.1237	994117	0.7741	101030	531059	362028	0
30	3/653	_	566669	2.3338	54576	1.1712	621245	2.1466	658898	0.5131	104103	454366	100429	0
3 3	19013	_ j_	489106	2.0144	44868	0.9629	533974	1,8451	552987	0.4306	87246	400702	62039	0
3/2	91309		848865	3.4960	75427		924292	3.1938	1015601	0.7909	92579	488952	434070	0
88	34/8/	- 1	566280		48662	- 1	614942	2.1248	649729	0.5060	100907	447535	101287	0
60	20/48	0.0209	486904	2.0053	41371	0.8878	528275	1.8254	549023	0.4275	87768	412080	49175	0

Table 28: Compress and Espresso w/ Operating System, Operating System Data

Total Instruction References	erences	00077111										
	20010	15541809			1				Annual Contraction of the Contra			
Data Reads		4310868										
Data writes		2247254				<u></u>						
Total Data References	es	6558122										
Total References		22099931										
MISS Statistics:												
Cache Inst	%	Read %	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0 1255752	85 8.0798	1247680 28.9427	7 293096	13.0424	1540776	23.4942	2796528	12.6540	1505937	889817	400650	124
1 963360	6.1985	930229 21.5787	249606	11.1072	1179835	17.9904	2143195	9.6977	981598	840476	320869	252
2 634857	7 4.0848	624586 14.4886	5 204084	9.0815	828670	12.6358	1463527	6.6223	625068	629606	208345	508
3 372165	35 2.3946	451765 10.4797	7 126377	5.6236	578142	8.8157	950307	4.3000	332581	513546	103672	508
4 1410954	9.0784	1401229 32.5046	6 451974	20.1123	1853203	28.2581	3264157	14.7700	1988801	788811	486295	250
5 1422455	5 9.1524	1309809 30,3839	9 423814	18.8592	1733623	26.4347	3156078	14.2809	1746702	851520	557606	250
6 1364589		1274236 29.5587	7 413885	18.4174	1688121	25.7409	3052710 13.8132	13.8132	1677742	776542	598176	250
7 1014947	17 6.5304	1476771 34.2569	329167	14.6475	1805938 27.5374	27.5374	2820885 12.7642	12.7642	1821502	653780	345479	124
8 1029123		1302201 30.2074	289981	12.9038	1592182 24.2780	24.2780	2621305 11.8611	11.8611	1487803	741307	392071	124
	_	1264011 29.3215	281940	12.5460	1545951 23.5731	23.5731	2560495 11.5860	11.5860	1423159	738825	398387	124
		1545298 35.8466		314726 14.0049	1860024	28.3621	2627255 11.8881	11.8881	1884252	503157	239786	09
11 809662	5.2096	1310684 30,4042		246726 10.9790	1557410 23.7478	23.7478	2367072 10.7108	10.7108	1514959	569723	282330	9
12 812093	3 5.2252	1246720 28.9204		230432 10.2539	1477152 22.5240	22.5240	2289245 10.3586	10.3586	1386773	575651	326761	9
13 1050419	9 6.7587	1125472 26.1078		398219 17.7202	1523691 23.2336	23.2336	2574110 11.6476	11.6476	1488110	714270	371224	506
14 906107	7 5.8301	999043 23.1750	364960	16.2403	1364003 20.7987	20.7987	2270110	10.2720	1174275	656848	438481	506
15 730511	11 4.7003	951138 22.0637	357857	15.9242	1308995 19.9599	19.9599	2039506	9.2286	1001098	611099	426803	506
16 759949	19 4.8897	1225091 28,4187	7 282965	12.5916	1508056 22.9952	22.9952	2268005	10.2625	1345082	660719	261952	252
17 684694	4.4055	1018630 23.6293	3 247897		1266527 19.3123	19.3123	1951221	8.8291	941615	677846	331508	252
		1011517 23.4643			1255620 19.1460	19.1460	1857706	8.4059	859407	661599	336748	252
				•	1492134 22.7525	22.7525	2073734	9.3834	1253836	620962	198812	124
20 537725		1071009 24.8444		8.9434	1271989	19.3956	1809714	8.1888	928955	626423	254212	124
		1030932 23.9147				18.6720	1726530	7.8124	780889	684033	261484	124
		863534 20.0316			1217004	18.5572	1860429	8.4183	1146498	451615	261298	1018
		710948 16.4920	0 309602	13.7769		15.5616	1564496	7.0792	798438	480163	284877	1018
		625706 14.5146		12.9109		13.9651	1345470	6.0881	664359	451282	228811	1018
		900375 20.8862		10.9632		17.4859	1604780	7.2615	927815	472231	204226	508
		755001 17.5139		9.5186		14.7742	1368519	6.1924	617492	526628	223891	508
		699518 16.2268		9.0622	903169	13.7718	1225554	5.5455	519874	513357	191815	508
	$_{\perp}$	941125 21.8315		9.0703		17.4586	1489141	6.7382	824801	496926	167162	252
		839558 19.4754		7.7426	1013553	15.4549	1317936	5.9635	569871	565227	182586	252
	_	807514 18.7321		7.3734	973213	14.8398	1241914	5.6195	467462	595270	178930	252
31 279072	_	679361 15.7593		93266	902640 13.7637	13.7637	1181712	5.3471	670621	388089	121982	1020
32 214631		501698 11.6380	180337	8.0248	682035 10.3999	10.3999	896666	4.0573	387812	390425	117410	1019
		428697 9.9446		7.1101		8.9733	769277	3.4809	312475	361313	94469	1020
		739903 17.1637		8.0820		14.0517	1126669	5.0981	608961	416937	100263	508
35 161124		571147 13.2490		6.5476	718288	10.9526	879412	3.9793	329289	445460	104155	508
36 140927	_	524760 12.1730			656784	656784 10,0148	797711	3.6096	268748	440860	87595	508
			3 140753		977290	14.9020	1145476	5.1832	625095	428273	91856	252
38 130049			112996	5.0282	804853	804853 12.2726	934902	4.2303	333171	500608	100871	252
39 116437	37 0.7492	662684 15.3724	103300	4.5967	765984	765984 11.6799	882421	3.9929	261097	532430	88642	252

Table 29: Compress and Espresso w/ Operating System, Combined Data

Reference Statistics:													
Total Instruction References	rences	202063638											
Data Reads		51003684											
Data writes		15428692											
Total Data References	Si	66432376											
Total References		268496014											
Miss Statistics:	à	Pood	à	17.7	į								
1		7757007	% 2000	Write	%	Data		Total	%	int(0)	int(1)	int(2)	int(3)
	1		10.6007	456540	3.9963	83/3664		11813783	4.4000				
	ᆜ	4917976	0 6424	456519	2.9595	7000232		9398924	3.5006				
3 583240	4_	4054763		102830	1 2/00/	424760		6353408	2.3663				
u,	╄-		1	946655	6 1357	10491798	15 7022	4830842	1./992				
5 2547439	1.2607			787788	5.1060	8900997		11448436	4 2630				
6 2256811		7729177	15.1542	733882	4.7566	8463059 12.7394	12.7394	10719870	3.9926				
		9721109 19.0596	19.0596	1023661	6.6348	10744770 16.1740	16.1740	14286701	5.3210				
8 1831415	_	8429404 16.5270	16.5270	703052	4.5568	9132456	9132456 13.7470	10963871	4.0834				
1	_	7542007 14.7872	14.7872	612057	3.9670	8154064	8154064 12.2742	9820481	3.6576				
	_	12119955 23.7629	23.7629	1087039	7.0456	13206994	19.8804	16207826	6.0365				
İ	_	9341540 18.3154	18.3154	754649	4.8912	10096189 15.1977	15.1977	11584319	4.3145				
12 1366205	_	7731504	15.1587	656963	4.2581	8388467	12.6271	9754672	3.6331				
		8161214 16.0012	16.0012	j	4.9162	8919714	8919714 13.4268	11699827	4.3575				
	_	6744505	13.2236		4.0599	7370898	11.0953	8887295	3.3100				
15 111/036	4	6476729 12.6986	12.6986		3.8178	7065773	7065773 10.6360	8182809	3.0476				
	4	8277009	16.2283		5.3947	9109336 13.7122	13.7122	11141133	4.1495				
	_	6533189 12.8092	12.8092		3.3244	7046094	10.6064	8199097	3.0537				
	+	6336187	12.4230		2.8417	6774625 10.1978	10.1978	7677399	2.8594				
182851	\perp	10022532	19.6506		5.5008	10871235 16.3644	16.3644	12534086	4.6683				
	4	7070136	13.8620		3.3544	7587673 11.4216	11.4216	8546537	3.1831				
	_	6524741	12.7927		2.7012	6941496 10.4490	10.4490	7709559	2.8714				
22 1034407	4	6414016 12.5756	12.5756	-	3.9867	7029106	-1	8063513	3.0032				
23 /46589		5677293	11.1311	ļ	3.2890	6184750		6931339	2.5815				
	┸	5444305	10.6/43		3.0333	5912296		6472478	2,4106				
03077	0.3/38	627/801	12.3085	ļ	3.0842	6753659	-1	7509045	2.7967				
	_	5501724	10.7869		2.5053	5888263	_!	6432915	2.3959				
-	0.2123	5231082	10.2563		2.1378	5560922	!_	5989975	2.2309				
	+	1255250	12.0044		2.9763	6918528		7475424	2.7842				
	_	5617/42	11.0144		2.3531	5980796		6410213	2.3875				
:	_	9393959	10.5161		1.8167	5643902		6015759	2.2405				
31 4442/5	_	51/0984	10.1385		2.4731	5552552	8.3582	5996827	2.2335				
	4	4561838	- 1	289466	1.8762	4851304	7.3026	5122045	1.9077				
	- 1	4380262		251606	1.6308	4631868	6.9723	4836416	1.8013				
		5248959	-1	336190	2.1790	5585149	8.4073	5903108	2.1986				
		4613553	- 1	235232	1.5246	4848785	7.2988	5051525	1.8814				
	_	4447494		200984	1.3027	4648478		4811429	1.7920				
3/ 2/9696		5519102	-,	309397	2.0053	5828499		6108195	2.2750				
30011	0.0831	484/326	9.5039	201344	1.3050	5048670	_ 1	5216588	1.9429				
	_	4004544	9.1841	170303	1.1038	4854547	7.3075	4994942	1.8603				

Table 30: GCC and Espresso w/ Operating System, GCC Data

Reference Statistics:													
Total Instruction References	rences	160240175			1								
Data Reads		50197333											
Data writes		19074845											
Total Data References	s	69272178											
Total References		229512353											
Miss Statistics:													
Cache Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0 7022905	4.3827	5032668	_	1551453	8.1335	6584121	9.5047	13607026	5.9287	2511865	7408525	2533612	9
1 5166542	3.2242	3475694	6.9241	1037170	5.4374	4512864	6.5147	9679406	4.2174	2175838	4910549	2287801	0
2 3190279	1.9909	2074680	4.1330	576541	3.0225	2651221	3.8273	5841500	2.5452	2737510	296962	1464869	0
3 1433315	0.8945	1159066	2.3090	207366	1.0871	1366432	1.9726	2799747	1.2199	825411	1331072	643261	8
4 9475631	5.9134	6473317	12.8957	2491250	13.0604	8964567	12.9411	18440198	8.0345	2877338	11072752	9371004	4
5 9277901	5.7900	5229038	10.4170	2039630	10.6928	7268668	10.4929	16546569	7.2094	5641373	8617694	7231324	4
6 9190519	5.7355	4844234	9.6504	1891660	9.9170	6735894	9.7238	15926413	6.9392	3155554	7966591	7552231	4
7 6958037	4.3423	6867432	13.6809	2083536	10.9230	8950368	12.9214	15909005	6.9317	2265315	10503766	10321709	3
8 6829794	4.2622	5202171	10.3634	1558541	8.1707	6760712	9.7596	13590506	5.9215	2624591	7506007	3601502	9
9 6733382	4.2021	4761685	9.4859	1422134	7.4555	6183819	8.9268	12917201	5.6281	2553600	6439078	6253971	ဇ
	_	7724428	15.3881	1909611	10.0111	9634039	13.9075	14770350	6.4355	1744863	10786685	9262897	က
11 5011960	L	5526317	11.0092	1304251	6.8375	6830568	9.8605	11842528	5.1599	4424804	7317319	6443208	3
		4765139	1	1122489	5.8847	5887628	8.4993	10779471	4.6967	1961456	5869199	5641268	ဗ
		4661066	1	1826651	9.5762	6487717	9.3655	13448453	5.8596	2433960	7542904	3471585	4
	L	3458483		1334065	6.9938	4792548	6.9184	11288898	4.9186	2315589	5825460	3147845	4
	<u>L</u>	3040529	6.0572	1162041	6.0920	4202570	6.0668	10515021	4.5815	2209900	5572267	3952565	4
	_	4859655	l	1516497	7.9502	6376152	9.2045	11650467	5.0762	2066456	7022047	6413363	ဇ
	3,1029	3510089	6.9926	1022861	5.3624	4532950	6.5437	9505088	4.1414	2529407	4868903	2529294	3
18 4915984	9.0679	3156951	6.2891	895204	4.6931	4052155	5.8496	8968139	3.9075	2113825	4526839	3310356	ဇ
19 4036125	_	5426495	10.8103	1358867	7.1239	6785362	9.7952	10821487	4.7150	6460159	7052438	5010703	0
20 3834665	5 2.3931	3651682	7.2747	834165	4.3731	4485847	6.4757	8320512	3.6253	1874326	4302716	3131335	8
	2.3852		6.6567	729425	3.8240	4070895	5.8767	7892969	3.4390	1988981	3730790	2173195	e
22 4878942	3.0448	2980159		1155613	6.0583	4135772	5.9703	9014714	3.9278	1730613	4722418	4231672	4
23 3754955	5 2.3433	2109931	4.2033	856346	4.4894	2966277		6721232	2.9285	1434504	3437830	2642828	4
24 3191678	3 1.9918	1721462	3.4294	701461	3.6774	2422923		5614601	2.4463	1172257	3062532	1379808	4
25 3769986	3 2.3527	3070222	6.1163	916648	4.8055	3986870	5.7554	7756856	3.3797	1487718	4346255	1922880	3
26 3011260	1.8792	2132730		625881	3.2812	2758611		5769871	2.5140	1360430	2936394	1473044	9
27 2725094	1.7006	1757459	3.5011	492300	2.5809	2249759		4974853	2.1676	1210089	2663727	1101034	9
28 2977461	1 1.8581	3364083	6.7017	779589	4.0870	4143672	5.9817	7121133	3.1027	1401971	4192005	1527154	3
29 2495651	1.5574	2339369	4.6603	506137	2.6534	2845506	4.1077	5341157	2.3272	1703742	2678091	2482710	8
!	5 1.4845	1965331	3.9152	405402	2.1253	2370733	3.4223	4749569		1356440	2358083	1945071	3
	5 1.3314	1841550	3.6686	518709	2.7193	2360259	3.4072	4493644	1.9579	1063946	2233732	1195963	3
	3 0.9981	1122347	2.2359	310135	1.6259	1432482	2.0679	3031785	1.3210	730972	1545309	755500	4
33 1123693	3 0.7013	868273	1.7297	260236	1.3643	1128509	1.6291	2252202	0.9813	528335	1217204	506660	ဇ
34 1709892	1.0671	1972644	3.9298	445717	2.3367	2418361	3.4911	4128253	1.7987	997275	2118949	1012026	ဇ
35 1347667	7 0.8410	1196298	2.3832	242330	1.2704	1438628	2.0768	2786295	1.2140	745164	1359816	681311	4
36 1035744	┕	944751	1.8821	201315	1.0554	1146066	1.6544	2181810	0.9506	584995	1143659	453153	9
37 1414353		2261685	4.5056	455677	2.3889	2717362		4131715		942089	2260273	929350	8
			2.8353	228104	1.1958	1651365		2812283		740290	1257068	714500	8
39 973719	9 0.6077	1215880	2.4222	189758	0.9948	1405638	2.0292	2379357	1,0367	751614	1126317	501423	9

Table 31: GCC and Espresso w/ Operating System, Espresso Data

Reference Statistics	illstics:	+		-										
lotal instruction Hererces	n Hererences	+	4015827											
Data Reads		2	51131704											
Data writes		_	12097918											
Total Data References	erences	9	63229622											
Total References	ses	28	7245449											
Miss Statistics:	S:							 						
Cache In	lnst %		Read	%	Write	%	Data	%	Total	%	int(0)	inf(1)	int(2)	int(3)
	2709193 1.2094	094		7.5864	624033	5.1582	4503098	7.1218	7212291	2.5108	1226359	2782103	2334883	0
		095	2778587	5.4342	479139	3.9605	3257726	5.1522	5071042	1.7654	1020129	2561443	1489470	0
		486		3.2146	370371	3.0614	2014055	3.1853	3018924	1.0510	727587	1462206	829131	0
8	_	892	- 1	1.6253	138992	1.1489	970028	1.5341	1393818	0.4852	367508	648089	378221	0
		2.1139		12.6291	958537	7.9232	7416023	11.7287	12151450	4.2303	4391713	5365049	6291654	0
2		1.6848		9.7481	854425	7.0626	5838815	9.2343	9613131	3.3467	4430451	4710541	3142740	0
		1.4735		8.8451	805050	6.6545	5327700	8.4260	8628608	3.0039	2098002	4737219	2145830	0
		1.5057	ł	12.2425	781126	6.4567	7040936	11.1355	10413925	3.6254	1040400	6025826	6257434	0
8		1.1489	- 1	8.4627	637200	5.2670	4964317	7.8513	7538096	2.6243	1245399	3000427	2746106	0
	1	137	- 1	7.2031	587115	4.8530	4270171	6.7534	6541121	2.2772	1307960	3850603	1374116	0
		1.1640	-	14.0022	726129	6.0021	7885699	12.4715	10493330	3.6531	1036871	5943269	7554656	0
		292		8.6295	540775	4.4700	4953169	7.8336	6810804	2.3711	3053778	2598170	3331386	0
	+	0.7583		6.7524	475182	3.9278	3927804	6.2120	5626608	1.9588	1022020	2919040	1685548	0
	_	1.6002		9.3004	779813	6.4458	5535291	8.7543	9119918	3.1750	1165618	3456323	4497977	0
		1.0939	- 1	6.7294	660503	5.4596	4101381	6.4865	6551832	2.2809	1319503	3124836	2107493	0
		1.3638		6.1548	615438	5.0871	3762478	5.9505	6817594	2.3734	1308227	2309108	1847149	0
		756	!	8.5140	602543	4.9806	4955906	7.8379	7589505	2.6422	903109	2551165	4135231	0
		674		5.5243	484103	4.0015	3308787	5.2330	5027943	1.7504	1092781	2519996	1415166	0
	_	850	_ [5.0686	447510	3.6991	3039196	4.8066	4573686	1.5923	1119073	2304776	1149837	0
		529	!.	9.0540	525893	4.3470	5155356	8.1534	7289922	2.5379	3200611	3656088	4643782	0
	_	168	_	5.1714	393740	3.2546	3037974	4.8047	4419616	1.5386	875563	2124101	1419952	0
		416	- 1	4.6091	352674	2,9152	2709377	4.2850	3922704	1,3656	971778	2132307	818619	0
77.		593	- [6.2376	656577	5.4272	3845966	6.0825	5546807	1.9310	981054	2549900	2077891	0
		473	- 1	4.2873	512320	4.2348	2704499	4.2773	3930610	1.3684	915138	1842378	1173094	0
ľ	_	318	_ 1	3.7325	442834	3.6604	2351346	3.7187	3318561	1,1553	757512	1388299	1172750	0
62		400	_1	5.7215	499946	4.1325	3425456	5.4175	4635217	1.6137	776435	1910807	1947975	0
		720	[3.50/5	358141	2.9604	2151563	3.4028	3059212	1.0650	781982	1463542	813688	0
	746531 0.3341	45		2.8/42	290396	2.4004	1760044	2.7836	2508575	0.8733	677964	1107713	722898	0
		0.4128	. [5.9/43	423464	3.5003	3478222	5.5009	4402961	1.5328	636823	1515429	2250709	0
R7	_	167	16/3561	3.2730	275992	2.2813	1949553	3.0833	2688202	0.9359	672199	1300558	715445	0
İ	_	914	1321124	2.5838	221547	1.8313	1542671	2.4398	2195474	0.7643	674120	993262	488640	0
	\perp	839	1791036	3.5028	309144	2.5553	2100180	3.3215	2736171	0.9526	516578	1191734	1027859	0
32		0.1923	10183/0	1.9917	268467	2.2191	1286837	2.0352	1717692	0.5980	472044	758295	487353	0
	_	247	676764	1.3236	197510	1.6326	874274	1.3827	1153532	0.4016	330259	510966	312307	0
	\perp	588	1845139	3.6086	253346	2.0941	2098485	3.3188	2611326	0.9091	431732	1007362	1172232	0
35	_	284	1021966	1.9987	203020	1.6781	1224986	1.9374	1579753	0.5500	443086	681871	454796	0
		0.1122		1.2378	138431	1.1443	771314	1.2199	1022743	0.3561	321370	456978	244395	0
	4	0.1945	. 1	4.3131	254476	2.1035	2459827		2895601	1.0081	422012	924590	1548999	0
į	4	4/1	1189631	2.3266	185348	1.5321	1374979		1704510	0.5934	451474	712621	540415	0
	252814 0.1	0.1129	/36403	1.4402	121971	1.0082	858374	1.3576	1111188	0.3868	370143	503201	237844	0

Table 32: GCC and Espresso w/ Operating System, Operating System Data

Referer	Reference Statistics:												
Total In	Total Instruction References	ences	39004710										
Data Reads	ads		10758087										
Data writes	ites		5592574										
Total Da	Total Data References		16350661										
Total Re	Total References		55355371										
Miss St	Miss Statistics:												
Cache	lust	%	Read %	Write	%	Data	%	Total	%	int(0)	int(1)	Int(2)	int(3)
0	3509603	8.9979	3187673 29.6305	305 846382	2 15.1340	4034055	24.6721	7543658	13.6277	3805303	2547478	1190752	125
-	2739339	7.0231	2366717 21.9994	394 704926	6 12.6047	3071643 18.7860	18.7860	5810982	10.4976	2614797	2207422	988510	253
2	1840409	4.7184	1524595 14.1716	716 531326	6 9.5006	2055921	12.5739	3896330	7.0388	1761377	1409625	724819	509
က	895415	2.2957	996032 9,2584	584 300292	2 5.3695	1296324	7.9283	2191739	3.9594	998424	820571	372235	509
4		1.	3401518 31.6182	182 1183144	4 21.1556	4584662	28.0396	9279805	16.7641	4996588	2913321	1369644	252
5		1	3158305 29,3575	575 1146195	5 20.4949	4304500	26.3262	9022069 16.2985	16.2985	4248544	3147977	1625296	252
9	4782410	12.2611	3144080 29.2253	253 1099195	5 19.6545		4243275 25.9517	9025685 16.3050	16.3050	4124353	3222608	1678472	252
7	3365821	8.6293	3634518 33.7841	841 895716	6 16.0162	4530234 27.7067	27.7067	7896055 14.2643	14.2643	4590232	2289144	1016554	125
8	3401375	8.7204	3207439 29.8142		839955 15.0191	4047394 24.7537	24.7537	7448769 13.4563	13.4563	3720265	2537925	1190454	125
6	3433106	<u>L</u>	3158451 29.3589	589 812531	1 14.5287	3970982	24.2864	7404088 13.3756	13.3756	3533983	2627527	1242453	125
10		L_	3813359 35,4464		811076 14.5027		4624435 28.2829	7129007	12.8786	4665061	1764009	699876	61
+			3292318: 30.6032		7 12.3790		3984625 24.3698	6513457 11.7666	11.7666	3730742	1927054	855600	61
1			3143645 29 2212		647266 11.5737		3790911 23.1851	6334117 11,4426	11.4426	3350592	1991238	992226	61
13		l.,	2627227 24 4209		2 18.1114	L	22.2628	7400807 13,3696	13,3696	3800953	2449208	1150138	508
14		┸	2300208 21 3812					6632579 11.9818	11,9818	2997192	2338589	1296290	508
7			2109710 19 6105				18 1154	6269524 11.3260	11,3260	2676593	2280532	1311891	508
4			2863824 26 6202				3626217 22.1778	6359300 11,4881	11,4881	3389583	2077251	892213	253
17		1_	2392128 22.2356				3061015 18.7210	5638825 10.1866	10.1866	2454476	2116182	1067914	253
18		L.	2314421 21.5133		3 11.7807	2973264	18.1844	5513345	9.9599	2280305	2136526	1096261	253
19			2937485 27.3049	049 676443	3 12.0954		3613928 22.1026	5667839	10.2390	3140512	1831119	696083	125
20			2631868: 24,4641	641 540825	5 9.6704		3172693 19.4041	5185158	9.3670	2435207	1893700	856126	125
21	2001120	5.1305	2526561 23.4852	852 534767	7 9.5621	3061328	18.7230	5062448	9.1454	2101632	2029877	930814	125
22	2875000	7.3709	1927212 17.9141	141 842576	6 15.0660	2769788	16.9399	5644788	_	2994485	1742349	906934	1020
23	2355213	6.0383	1422988 13.2271	271 678604	4 12.1340		2101592 12.8533	4456805	8.0513	2106507	1440980	908298	1020
24	2045244	5.2436	1166296, 10.8411	411 540466			1706762 10.4385	3752006	6.7780	1821578	1163737	765671	1020
25	2098237	5.3794	1969995 18,3118	118 632393	3 11.3077		2602388 15.9161	4700625	8.4917	2436130	1499772	764214	209
26	1762741	4.5193	1507326 14.0111	111 527617	7 9.4342		2034943 12.4456	3797684	6.8606	1654931	1369917	772327	209
27	1574483	4.0366	1333988 12,3999	999 435552	2 7.7880		1769540 10.8224	3344023		1455471	1203412	684631	509
28	1605878	4.1171	2087116 19.4004	004 514052	2 9.1917		2601168 15.9086	4207046	7.6001	2168008	1413698	625087	253
29	1374381	3.5236	1785043 16.5926	926 428949	00/9/7 6:	2213992	13.5407	3588373	6.4824	1561047	1362509	664564	253
9	1297351	3.3261	1706268 15.8603	603 385446	6 6.8921	2091714	12.7928	3389065		1358317	1358773	671722	253
31	1404643	3.6012	1422825 13,2256	256 547241	1 9.7851	1970066	12.0488	3374709	6.0964	1793254	1068173	512261	1021
32		2.8686	864790	8.0385 383814	4 6.8629	1248604	7.6364	2367490	4.2769	1163544	728180	474746	1020
33	924291		605362	5.6270 271797	7 4.8600	877159	5.3647	1801450	3.2543	941923	524032	334474	1021
8	1075758	2.7580	1535990 14.2775	775 447833	920076	1983823	12.1330	3059581	5.5272	1630122	1001939	427011	509
35	878543	2.2524	979145	9.1015 327685	5.8593	1306830	7.9925	2185373	3.9479	996674	744608	443583	508
36	729664	1.8707	733830 6.8	6.8212 237469	9 4.2461	971299	5.9404	1700963		794152	581174	325128	509
37		2.2491	1793502 16.6712	712 397861	7.1141	2191363	13.4023	3068600	5.5435	1704283	946851	417213	253
38	731182	1.8746	1301099 12.0941	941 292038	8 5.2219	1593137	9.7436	2324319	4.1989	1031922	842595	449549	253
39	609829	1.5636	1118895 10,4005	005 225859	9860.4	1344754	8.2245	1954613	3.5310	832647	749839	371874	253
		1								:			

Table 33: GCC and Espresso w/ Operating System, Combined Data

icicico olangues.					-								
Total Instruction References	rences	423260712											
Data Reads		112087124											
Data writes		36765337											
Total Data References	Ş	148852461											
Total References		572113173			-								
Miss Statistics;													
Cache Inst	%	Read	%	Write	%	Data	%	Total	%	intro	1506/41	10/1-1	(0)
0 13241701	3.1285	12099406	10.7946	3021868	8.2193	15121274	۱۶	2836207E	4 0576	(0)	(1)	IM(2)	INT(3)
	_	8620398	7.6913	2221235	6.0417	10842233		20561430	3 5030				
	1.4260	5242959	4.6776	1478238	4.0207	6721197	1	12756754	00000				
		2986134	2.6641	646650	1.7589	3632784	1	6385304	1 1161				
Ì	_		14.5711	4632931	12,6014	20965252	1.	39871453	6 0602				
	4.1983		11.9298	4040250	10.9893	17411983 11.6975	11.6975	35181769	6 1494				
			11.1618	3795905	10.3247	16306869 10.9551	10.9551	33580706	5 8696				
			14.9542	3760378	10.2281	20522138 13.7869	13.7869	34218985	5.9812				
	4		11.3632	3035696	8.2570	15772423 10.5960	10.5960	28577371	4.9951				
			10.3519	2821780	7.6751	14424972	9.6908	26862410	4.6953				
	_	18697357	16.6811	3446816	9.3752	22144173	14.8766	32392687	5.6619				
	_	13231029 11.8042	11.8042	2537333	6.9014	15768362	10.5933	25166789	4.3989				
	_	11361406 10.1362	10.1362	2244937	6.1061	13606343	9.1408	22740196	3.9748				
	_		10.7450	3619356	9.8445	15663127	10.5226	29969178	5.2383				
14 12396471	4	9199569	8.2075	2877269	7.8260	12076838	8.1133	24473309	4.2777				
	4		7.4025	2629763	7.1528	10927042	7.3409	23602139	4.1254				
	4		10.7745	2881433	7.8374	14958275	10.0491	25599272	4.4745				
10 9269104		8726901	7.7858	2175851	5.9182	10902752		20171856	3.5259				
	\perp		7.1936	2001557	5.4441	10064615		19055170	3.3307				
20022002	1.9432		11.5923	2561203	6.9664	15554646		23779248	4.1564				
		8927784	7.9650	1768730	4.8109	10696514	- !	17925286	3.1332				
1200571	┙	8224734	7,3378	1616866	4.3978	9841600	6.6116	16878121	2.9501				
		8096760	7.2236	2654766	7.2208	10751526	7.2229	20206309	3.5319				
	4	5/25098	5.1077	2047270	5.5685	7772368	5.2215	15108647	2.6408				
	1	4/96270	4.2791	1684761	4.5825	6481031	4.3540	12685168	2.2172				
		7965727	7.1067	2048987	5.5731	10014714	6.7279	17092698	2.9876				
27 5040409	┸	54334/B	4.84/5	1511639	4.1116	6945117	4.6658	12626767	2.2070				
		4561095	4.0692	1218248	3.3136	5779343	3.8826	10827451	1.8925				
	1	7666069	/.586/	1717105	4.6704	10223062	6.8679	15731140	2.7497				
	Ц.	5/6/6/6	5.1/2/	1211078	3.2941	7009051	4.7087	11617732	2.0307				
	i	4992/23	4.4543	1012395	2.7537	6005118	4.0343	10334108	1.8063				
		5055411	4.5103	1375094	3.7402	6430505	4.3201	10604524	1.8536				
		3005507	2.6814	962416	2.6177	3967923	2.6657	7116967	1.2440				
33 232/242		2150399	1.9185	729543	1.9843	2879942	1.9348	5207184	0.9102				
	4	5353773	4.7764	1146896	3,1195	6990059	4.3672	9799160	1.7128				
7280877	4	3197409	2.8526	773035	2.1026	3970444	2.6674	6551421	1.1451				
	4	2311464	2.0622	577215	1.5700	2888679	1.9406	4905516	0.8574				
38 2221304	0.0444	6260538	5.5854	1108014	3.0137	7368552	4.9502	10095916	1.7647				
	4.	0910991	6.4919	705490	1.9189	4619481	3.1034	6841112	1.1958				
	_]	30/11/8	2./400	53/588	1.4622	3608766	2.4244	5445158	0.9518				

Table 34: Compress w/ Model, n=1

97045801 WHITE % Data % Total 1 9.0005876 WHITE % Data % Total 1 9.0005876 WHITE % Data % Total 1 0.0006 3926216 0.1784 686216 0.1321 465462 0.0395 0.0006 3926210 0.1784 68646 0.0102 408616 0.1168 382271 0.0395 0.0001 3926220 0.1784 68646 0.0102 332422 0.0395 0.0395 0.0001 3926270 0.1784 68670 0.0220 366682 0.06693 366687 0.0395 0.0002 402676 0.0002 3927242 0.1396 345648 0.0281 366688 0.0281 0.0001 402676 0.0324 4026482 0.0387 415412 0.0281 415412 0.0381 0.0002 402676 0.0324 4026482 0.1486 415412 0.0281 415412 0.0381 0.0	Reference Statistics:	:6						,		-				
Control Cont	Total Instruction Ref	erences	87045931											
% Head % Daia % Total % Ini(0) % Head % Withe % Daia % Total % Ini(0) 0.0065 3998210 0.1616 0.0022 36782821 0.0282 346457 0.005 346457 0.005 3466457 0.028 3466457 0.005 3466457 0.005 3466457 0.028 3466457 0.005 3466457 0.005 3466457 0.028 3466457 0.028 3466457 0.028 3466457 0.028 3466457 0.028 3466457 0.028 3466477 0.028 3466477 0.028 3466477 0.028 3466477 0.028 3466477 0.028 3466477 0.028 3466477 0.028 3466477 0.028 3466877 0.028 3466877 0.028 3466877 0.028 3466877 0.028 3466877 0.028 3466877 0.028 3466877 0.028 3466877 0.028 3466877 <td< td=""><td>Data Reads</td><td></td><td>22412018</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	Data Reads		22412018											
% Wirtle % Dala % Int(0) % Flead % Dala % Int(0) 0.0005 3898210 0.7784 66946 0.0102 4085166 0.1381 365271 0.0385 4457571 0.0006 3898210 0.7784 66946 0.0102 3372422 0.1989 3089039 0.0289 3466471 0.0007 38226980 0.1486 27053 0.0029 3366471 0.0283 3466471 0.0007 3707404 0.1486 27053 0.0029 3366471 0.0283 377444 0.0007 3407404 0.0148 27053 0.0244 476741 0.0383 377444 0.0007 3407404 0.0393 360667 0.1486 0.0393 377444 0.0007 340767 0.0244 476721 0.0393 377444 37784 0.0007 340767 0.0347 350746 0.1486 0.0514 377444 37884	Data writes		8521660											
8. H17979609 Wittle % Data % Total % IN(0) In(0) 7.6. Read % Wittle % Data 7.0 IN(0) IN(0) 7.5.4. Cooles 362210 0.1005 3674820 0.1188 362271 0.0285 445771 36210 0.000 36210 0.000 36210 0.000 36210 0.000 36210 0.000 36210 0.000 36210 0.000 36210 0.000 36210 0.000 36210 0.000 36210 0.000 36210 0.000 36210 0.000 36210 0.000 36210 0.000 36210 36210 0.000 36210 <	Total Data Referenc	se	30933678											
%. Read %. Wife %. Dala %. Init(0) 9.85 Read %. Wife %. Dala %. Total 7.7381 Cooces 398621 0.1774 66446 0.0022 0.0026 398621 0.1784 66946 0.0026 306602 0.0026 30602 <th< td=""><td>Total References</td><td></td><td>117979609</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	Total References		117979609											
First % Firs	Miss Statistics:													
152228 0.0010 3292860 0.1616 6.0102 367480 0.1161 6.02271 0.0255 3467871 1.25286 0.0010 3202860 0.1466 4.2766 0.0052 3674820 0.1166 3622871 0.0255 3626871 0.02	_	_	Read		Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
4177281 CODOTO 32224080 O.1616 SSDR21 CODOS 34584571 O.0238 2458261 O.0238 2458261 O.0238 2458261 O.0238 2458261 O.0238 2458261 O.0238 2458261 O.0238 250220 O.0000 200000 200000 200000		_	3998210		86946	0.0102	4085156	0.1321	4654623	0.0395	4457571	196924	128	
40.00 0.00 3.256.50 0.1466 4.276 0.00 3.256.50 0.1466 4.276 0.00 3.256.50 0.1460 0.00 0.00 3.256.50 3.256.50 3.256.50 3.256.50 3.256.	1 15738	_	3621969	L	53021	0.0062	3674990	0.1188	3832371	0.0325	3485561	346565	245	
279.263 (0.0002) 300.0002 (0.0002)			3329636	0.1486	42786	0.0050	3372422	0.1090	3456457	0.0293	2903944	552169	344	
150003 150004 150004 105004 1			3038734	0.1356	21938	0.0026	3060672	0.0989	3080935	0.0261	2538280	542440	215	
27894 0.0000 4020161 0.0124 4126148 0.1284 4161412 0.0285 3932867 235984 1017 1017717 0.0000 3981334 0.1739 0.0260 0.0004 3957384 0.1285 3998647 0.0285 4161412 0.0185 3998647 0.0287 416173 0.1482 461673 0.0581 4617072 1010974 0.0002 440002 0.0561 0.0573 446173 0.1482 461072 0.0582 451072 1010974 0.0106 667720 0.0514 446726 0.0587 461072 0.1307 467026 0.0587 461072 0.0588 46702 0.0513 607397 0.1582 3926969 0.0589<	=	_	4457145	0.1989	207537	0.0244	4664682	0.1508	6194919	0.0525	5981740	212932	247	
24655 0.0000 3891334 0.1756 R2660 0.00470 3873994 0.1655 3964647 0.0330 246655 0.056450 0.0503 4504027 1017717 0.0117 4762344 0.2126 224677 0.0534 4614739 0.1482 666658 0.05392 4517023 116434 0.0002 4402072 0.1863 241112 0.0107 4142514 0.1389 0.0392 4517023 10924 0.0116 5677472 0.2265 346771 0.0416 547826 0.0563 400020 10924 0.0106 5677472 0.2265 346771 0.0416 477866 0.1764 547866 0.0563 460668 10924 0.0002 376829 0.1670 477866 0.1764 477866 0.0327 478766 0.1284 477866 0.0328 487026 0.1764 477866 0.0328 487026 0.1764 487026 0.0328 487026 0.0328 487026 0.1764 487026			4020161	0.1794	105987	0.0124	4126148	0.1334	4154142	0.0352	3932367	221519	256	
101771 0.0017 4762244 0.2125 224577 0.0234 504622 0.0422 4510723 4			3891334	0.1736	82660	0.0097	3973994	0.1285	3998647	0.0339	3774844	223547	256	
16434 0.0002 4400027 0.1863 214112 0.0251 4614514 0.1492 463075 0.0392 4510723 4400027 0.1644 0.0164 0.0002 4624418 0.1864 0.0017 4145514 0.1964 0.1016 4155260 0.0561 7023635 4040020 10164 0.0016 56071202 0.2516 4607037 4615616 0.1644 7046451 0.0561 702363 4040020 0.0017 4421267 0.1264 467725 0.1564 467725 0.0017 4421267 0.1762 446775 0.0163 446775 0.1644 467025 0.1644 467025 0.0017 4421267 0.1762 467025 0.1653 477045 0.1364 467725 0.0017 4205116 0.1762 447066 0.1653 477045 0.1364 477045 0.0017 4205116 0.1877 477045 0.1364 477045 0.0017 4205116 0.1877 477045 0.14704 0.1413 4780239 0.0271 478020 0.1651 477045 0.1041 4780239 0.0271 478020 0.1641 0.1877 477045 0.1647 478023 0.1647			4762344		284577	0.0334	5046921	0.1632	6064638	0.0514	5947827	116686	125	
14464 0.0002 4054418 0.1809 91096 0.0107 415514 0.1340 415978 0.0353 4040020 1010974 0.0116 5637202 0.2516 0.04717 6.0470 47578 0.156 1.0461 704410			4400027	0.1963	214112	0.0251	4614139	0.1492	4630573	0.0392	4510723	119722	128	
1010974 0.0116 68637202 0.2546 349775 0.0613 6073826 0.0401 7004081 0.0116 68637202 0.2546 349774 0.0282 4670326 0.1750 4677826 0.0401 467172 0.0282 4670326 0.1570 46778260 0.03047 4616166 8924 0.0001 4421267 0.1973 410606 0.0162 4778260 0.0282 4670326 0.1570 4678260 0.03047 467614 0.0384 46760 0.0384 3767026 0.1524 3805060 0.0384			4054418		91096	0.0107	4145514	0.1340	4159978	0.0353	4040020	119830	128	
10640 0.0001 5077472 0.2266 349714 0.0410 5427166 0.1754 5437826 0.0401 4677472 0.2266 0.4670 4679260 0.0303 4616166 0.0303 4616166 0.0303 4616166 0.0303 4616166 0.0303 4616166 0.0303 360689 <t< td=""><td></td><td></td><td>5637202</td><td></td><td>436775</td><td>0.0513</td><td>6073977</td><td>0.1964</td><td>7084951</td><td>0.0601</td><td>7023635</td><td>61253</td><td>63</td><td></td></t<>			5637202		436775	0.0513	6073977	0.1964	7084951	0.0601	7023635	61253	63	
6924 0.0001 4421267 0.1973 249056 0.0282 4670326 0.1510 4678260 0.0381 4616166 20175 0.0002 3993616 0.1634 149050 0.0165 3747746 0.1202 371404 0.0363 344566 11967 0.0002 3642737 0.1653 74791 0.0068 3717746 0.1202 371404 0.0316 3461666 11967 0.0001 37462116 0.1672 60.192 371404 0.0316 3686683 0.1202 371404 0.0316 368683 0.1202 371404 0.0316 368683 0.1202 369489 0.0316 368683 0.1417 418396 0.031 369848 0.031 369848 0.031 369848 0.031 369848 0.031 369848 0.031 369848 0.031 369848 0.031 369848 0.031 369848 0.031 369848 0.031 369848 0.031 369848 0.031 369848 0.031 369848			5077472		349714	0.0410	5427186	0.1754	5437826	0.0461	5374382	63380	2	
20175 0.0002 3399361 0.1784 140605 0.0165 4139966 0.1224 3460502 0.0353 3450866 18076 0.0002 3776500 0.1653 71070 0.0096 371774 0.1224 3761404 0.0314 3361866 11876 0.0002 3476210 0.1806 3717724 0.1224 3761404 0.0371 4183966 11876 0.0001 4206118 0.1802 717740 0.0001 3418489 0.0071 418321 0.1802 3764860 0.0371 4183986 0.0371 4183986 0.0371 4183986 0.0371 4183986 0.0371 4183986 0.0371 4183996 0.0371 4183996 0.0371 4183996 0.0371 4183996 0.0371 4183986 0.0371 4183986 0.0371 4183986 0.0371 4183996 0.0371 4183996 0.0371 4183996 0.0371 4183996 0.0371 4183996 0.0371 4183996 0.0371 4183996 0.0371			4421267	0.1973	249059	0.0292	4670326	0.1510	4679250	0.0397	4616166	63020	2	
18056 0.0002 3705609 0.1655 81937 0.0006 378746 0.1224 3805802 0.0323 3445856 11875 0.0002 3642770 0.1625 747720 0.1002 3734040 0.0333 384886 11875 0.0002 3642770 0.1825 77780 0.0333 369486 0.0333 386186 11877 0.0001 3815142 0.1702 66491 0.0060 386363 0.1255 38694610 0.0330 386386 10877 0.0001 3462810 0.1702 66491 0.0060 3863633 0.1245 3863690 0.0330 386386 7377 0.0001 3462810 0.1761 78989 0.0094 4005367 0.1246 4167131 0.0330 386287 5331 0.0001 3462810 0.1751 78989 0.0021 416012 377864 0.0301 3899991 6531 0.0001 3462810 0.1751 78989 0.0011 377866			3999361		140605	0.0165	4139966	0.1338	4160141	0.0353	3820698	339043	400	
13876 0.00002 3642737 0.1625 74791 0.0086 3717528 0.1255 373404 0.0316 3361826 11935 0.0001 34020118 0.1876 165346 0.01944 4370464 0.1413 0.0330 0.0333 3681862 10877 0.0001 3748321 0.1702 68341 0.0083 3804833 0.1225 3894510 0.0333 3682857 737 0.0001 3748321 0.1702 249636 0.0293 477983 0.1226 4787210 0.0406 4677990 739 0.0001 352456 0.1751 7889 0.0034 477963 0.1246 4778710 0.0406 4677990 739 0.0001 3462931 0.1751 72899 0.0024 4779630 0.1246 4777990 895 0.0001 3462931 0.1545 74732 0.0084 407666 0.1244 354656 0.0301 3293681 195 0.00001 3462310 0.1547			3705809		81937	9600.0	3787746	0.1224	3805802	0.0323	3445856	359487	459	
11935 0.0001 4205116 0.1876 6.0346 0.0184 4370464 0.1413 4382399 0.0371 418386 10877 0.0001 3746321 0.1702 68491 0.0060 3863663 0.1255 3809980 0.0323 3863469 7377 0.0001 3746321 0.1702 60003 3760980 0.0323 3863687 7377 0.0001 4550197 0.22021 249686 0.0233 4779633 0.1229 3809980 0.0323 3862677 7397 0.0001 4047666 0.1806 112256 0.0132 4160122 0.1345 4056470 0.0464 4005387 0.1245 4056470 0.0566 4677990 18898 0.0001 3462931 0.0567 4056470 0.0323 3809981 0.0350 3788991 0.0001 3462931 0.0156 3494844 0.1137 37886761 0.0350 37889761 0.0350 37889761 0.0350 37889761 0.0350 37889761 0.0360 3		1	3642737		74791	0.0088	3717528	0.1202	3731404	0.0316	3361826	369092	486	
10877 0.0001 3815142 0.1702 68491 0.0083 3693650 0.0255 3694510 0.0333 3689489 8447 0.0001 3748321 0.1672 53312 0.0063 3601633 0.1229 3809890 0.0323 3602857 737 0.0001 447866 0.1806 112256 0.0132 4779833 0.1545 4167120 0.0406 4677990 737 0.0001 4947866 0.1806 112256 0.0132 477983 0.1645 4056470 0.0301 8885 0.0001 3925468 0.1761 77826 0.0086 3537663 0.114 3680761 0.0301 2893881 13373 0.0001 3422228 0.1527 7472 0.0086 3537663 0.114 3665868 0.0301 289381 6850 0.0001 346781 0.1527 7472 0.0015 3527660 0.0301 389366 0.0301 3668287 0.1467 35286280 0.0301 389366		ł	4205118	<u></u>	165346	0.0194	4370464	0.1413	4382399		4183986	198197	216	
6347 0.0001 3748321 0.1672 53312 0.0063 3801633 0.1245 3809980 0.0323 3602857 7377 0.0001 4530197 0.2021 249636 0.0233 4778833 0.1445 4787210 0.0406 4677990 5331 0.0001 3925468 0.1631 10001 3025480 0.0121 3765591 0.1245 4767210 0.0406 366870 0.0353 4006677 0.0353 3809891 0.0350 3809891 0.0350 3809891 0.0350 3278964 0.0350 3273869 0.0360 3809891 0.1144 3546568 0.0301 3809891 0.1144 3546568 0.0301 3273869 0.0301 3809891 0.1144 3546568 0.0301 3273869 0.0301 380971 0.0301 3809761 0.0301 3809761 0.0301 3809761 0.0301 3809761 0.0301 3809761 0.0301 3809761 0.0301 3809761 0.0301 3809761 0.0301 3809761			3815142	Ш	68491	0.0080	3883633	0.1255	3894510			204779	242	
7377 0.0001 4530197 0.2021 249636 0.0293 477983 0.1545 4797210 0.0406 4677990 7106 0.0001 4447866 0.1806 112256 0.0132 4167131 0.0353 4056470 5331 0.0001 3925486 0.1804 102281 0.0134 3778964 0.0230 32893981 6951 0.0001 3462931 0.1545 74732 0.0086 3537663 0.1144 3546568 0.0310 3283981 6951 0.0001 3462931 0.1545 74732 0.0086 3537663 0.1144 3546568 0.031 2993881 6951 0.0001 3462931 0.1545 74732 0.0086 3537663 0.1144 3546568 0.031 3993881 6951 0.0001 3552748 0.1569 97760 0.015 3899165 0.1240 3507144 356768 0.030 3568280 0.030 3568280 0.030 3568280 0.030 3568280 <td></td> <td></td> <td>3748321</td> <td></td> <td>53312</td> <td></td> <td>3801633</td> <td>0.1229</td> <td>3809980</td> <td>0.0323</td> <td></td> <td>206871</td> <td>252</td> <td></td>			3748321		53312		3801633	0.1229	3809980	0.0323		206871	252	
7196 0.0001 4047866 0.1806 112256 0.0132 4160122 0.1345 4167318 0.0353 4056470 5331 0.0001 3925456 0.1761 78899 0.0004 4005557 0.1295 4110688 0.0340 389991 81373 0.0002 362272 0.1634 10281 0.0121 377869 0.0301 2939681 8185 0.0001 342222 0.1545 74732 0.0008 353668 0.1144 354656 0.0301 2939681 7979 0.0001 342222 0.1586 97760 0.0115 3899165 0.1144 364658 0.0301 2939681 5301 0.0001 3562746 0.1586 97760 0.0115 3899165 0.1164 360508 0.0301 319054 4320 0.0000 356276 0.1587 415907 0.144 360508 0.0301 319054 4320 0.0000 368286 0.1684 375684 0.1164 36		1	4530197		249636	0.0293	4779833	0.1545	4787210	0.0406	4677990	109106	114	
5331 0,0001 3925456 0,1751 78899 0,0004 4005357 0,1295 4010688 0,0340 389991 13373 0,0002 3662772 0,1644 102819 0,0121 3778969 0,0207 2373369 8895 0,0001 3462231 0,1547 7732 0,0088 3537683 0,1130 3546568 0,0301 2393081 7976 0,0001 3462231 0,1567 7750 0,0115 3899165 0,1130 3501416 0,0297 2319004 7976 0,0001 3552445 0,1564 39829 0,0047 354527 0,1144 356076 0,0301 356376 0,005 359379 0,1164 360500 0,0031 319054 360600 3606			4047866		112256	0.0132	4160122	0.1345	4167318	0.0353	4056470	110725	123	
13373 0,0002 3662772 0,1654 102819 0,0121 3765591 0,1217 3778964 0,0320 3273369 8895 0,0001 3462931 0,1545 74732 0,0085 357663 0,1144 354656 0,0301 2939881 7977 0,0001 3801405 0,1685 47780 0,0115 3991465 0,1150 3907144 0,0331 3580761 5301 0,0001 3562476 0,1685 47780 0,0115 3593779 0,1164 396730 0,0301 3907344 0,0331 3580761 4320 0,0001 3562476 0,1584 39829 0,0047 354527 0,1164 3665080 0,0306 355378 0,1664 39829 0,0047 355377 0,1146 356376 0,0306 356378 0,1144 3734 0,005 365280 0,0306 356376 0,1144 366280 0,0301 396230 0,0314 0,0331 3972352 0,0314 0,0331 3972352 0,		_	3925458	ı	79899	0.0094	4005357	0.1295	4010688	0.0340	3899991	110569	128	
8895 0.0001 3462931 0.1545 74732 0.0085 3537663 0.1144 3546556 0.0301 2993681 6951 0.0001 3422228 0.1527 72636 0.0065 349464 0.1130 3501815 0.0297 2919004 5301 0.0001 3462228 0.1527 72636 0.0015 3899176 0.1164 3605080 0.0306 3268776 5301 0.0000 3562445 0.1564 39829 0.0047 354527 0.1164 3560508 0.0306 3268778 4320 0.0000 3562445 0.1564 39829 0.0047 354527 0.1164 354952 0.0306 326200 0.0306 326200 0.0306 326200 0.0306 326200 0.0306 326200 0.0306 326200 0.0306 326200 0.0306 326200 0.0306 326200 0.0306 326200 0.0306 326200 0.0306 326200 0.0306 326200 0.0164 326200 0.0		- 1	3662772		102819		3765591	0.1217	3778964	0.0320	3273369	505066	529	
6951 0.0001 3422226 0.1527 72636 0.0065 3494864 0.1130 3501815 0.0297 2919004 7979 0.0001 3801405 0.1696 97760 0.0115 3899165 0.1260 3907144 0.0331 3580761 4320 0.0001 3562446 0.1685 47334 0.0056 359979 0.1146 3605080 0.0301 3190552 4320 0.0000 3565476 0.1585 0.0154 4159037 0.1146 3549527 0.0301 3190552 4933 0.0001 3668285 0.1637 46399 0.0057 3716684 0.1202 372005 0.0315 3521742 2856 0.0000 3668285 0.1637 46399 0.0057 3716684 0.1202 372050 0.0315 3521742 2856 0.0000 366472 0.1636 364472 0.1636 39418 0.1074 328349 0.0078 348176 0.0286 299717 0.1074 3283534		- 1	3462931	_	74732		3537663	0.1144	3546558	0.0301	2993681	552286	591	
7979 0.0001 3801405 0.1666 97760 0.0115 3899165 0.1260 3907144 0.0331 3580761 5301 0.0001 3562445 0.1564 3734 0.0056 3599779 0.1164 3805000 0.0306 3258230 4932 0.0001 3562445 0.1564 39929 0.0047 3545207 0.1146 380500 0.0301 3190554 4932 0.0001 4027556 0.1564 36929 0.0047 3545207 0.1146 3605000 0.0353 3972352 2856 0.0000 3668285 0.1637 48399 0.0057 3716684 0.1202 3720050 0.0353 3972352 2856 0.0000 3604472 0.1608 364176 0.1202 3720050 0.0358 345861 2856 0.0000 3604472 0.1608 36411 0.0004 324869 0.1127 3494170 0.0368 329541 2430 0.0000 3245685 0.1465		- 1	342228		72636	- [3494864	0.1130	3501815	0.0297	2919004	582197	614	
5301 0 00001 3552445 0 1585 47334 0 0056 3599779 0 1164 3605080 0 0306 3258230 4320 0 0000 3505378 0 1564 38829 0 0047 3545277 0 1146 3549527 0 0301 3190554 4932 0 00001 3566285 0 1737 131502 0 0154 4159037 0 1136 372050 0 0315 3972352 2856 0 0000 3664372 0 1637 416399 0 0057 3716684 0 1175 372050 0 0315 3521742 2856 0 0000 3664372 0 1637 3486176 0 1175 3491470 0 0366 299172 2843 0 0000 3245695 0 1446 37795 0 0047 3233207 0 1074 326392 0 0026 299172 2843 0 0000 3245695 0 1446 37795 0 0044 328349 0 1061 326920 0 0296 271954 2844 0 0000 3245695 0 1446			3801405		97760	- 1	3899165	0.1260	3907144	0.0331	3580761	326077	306	
4320 0.0000 3505376 0.1564 39829 0.0047 3545277 0.1146 3549527 0.0301 3190554 4933 0.0001 4027535 0.1797 131502 0.0154 415907 0.1345 4163970 0.0353 3972352 2856 0.0000 36602472 0.1608 304041 0.0035 3720050 0.0316 3951742 5294 0.0001 3419786 0.1656 66388 0.0078 3486176 0.1175 3491470 0.0308 3435851 5294 0.0001 3263297 0.1465 39910 0.0078 3486176 0.1127 3491470 0.0296 299172 2430 0.0000 3263297 0.1465 39910 0.0047 3223207 0.1074 3263292 0.0296 271954 2430 0.0000 3245695 0.1448 37795 0.0044 3283490 0.1061 3263920 0.0296 271954 2504 0.0000 3374350 0.1506		_]	3552445	-	47334	- 1	3599779	0.1164	3605080	0.0306	3258230	346501	349	
4933 0,0001 4027535 0.1797 131502 0,0154 4159037 0,1345 4163970 0,0353 3972352 3366 0,0000 3662826 0,1637 48399 0,0057 3716884 0,1202 3720050 0,0315 3521742 5286 0,0000 3662472 0,1637 48399 0,0057 3716884 0,1202 3720050 0,0316 3971741 5294 0,0000 3246395 0,1626 66388 0,0078 3323207 0,1175 3491470 0,0296 2997172 2430 0,0000 3246995 0,1465 39910 0,0047 3223207 0,1074 326394 0,0282 278341 2260 0,0000 3246995 0,1466 39910 0,0047 3283490 0,1061 3283920 0,0282 278341 2260 0,0000 357185 0,1466 39796 0,0044 3283490 0,1061 3286320 0,0289 371496 2264 0,0000			3505378		39829	- 1	3545207	0.1146	3549527	0.0301	3190554	358605	368	
3366 0,0000 3668285 0,1637 46399 0,0057 3716684 0,1202 3720050 0,0315 3521742 2858 0,0000 360472 0,1608 30411 0,0036 363483 0,1175 3837741 0,0308 393851 5294 0,0000 3248695 0,1466 39910 0,0078 346176 0,1177 349170 0,0282 2997172 2430 0,0000 3248695 0,1466 37795 0,0044 3283490 0,1061 3285920 0,0226 271954 2260 0,0000 3248695 0,1466 37795 0,0044 3283490 0,1061 3285920 0,0279 271954 2264 0,0000 3374350 0,1506 28559 0,0044 3283490 0,1061 3285920 0,0279 271954 2034 0,0000 3374350 0,1506 28559 0,0034 3405909 0,1106 3405003 0,0284 2998066 1628 0,0000 <		- 1	4027535		131502		4159037	0.1345	4163970		3972352	191447	171	
2856 0.0000 3604472 0.1608 304411 0.0006 3634883 0.1175 3637741 0.0308 3435851 5294 0.0001 3419788 0.1526 66388 0.0078 3486176 0.1127 3491770 0.0282 2997172 2430 0.0000 3245825 0.1465 39910 0.0047 3328320 0.1074 3236354 0.0282 2718324 2430 0.0000 3245825 0.1465 39910 0.0047 3328320 0.1074 3285920 0.0279 2718924 2504 0.0000 3245856 0.1465 75821 0.0089 3613108 0.1168 361586 0.0279 2718924 2034 0.0000 3374350 0.1506 28559 0.0034 3402909 0.1106 3405003 0.0289 3062767 1628 0.0000 3374350 0.1506 28559 0.0034 3751722 0.0284 298066 1628 0.0000 3364412 0.1641		- 1	3668285	- }	48399	1	3716684	0.1202	3720050		3521742	198110	198	
5294 0.0001 341978i 0.1526 6638i 0.0078 348176 0.1127 3491470 0.0296 2997172 3147 0.0000 3283297 0.1465 39910 0.0047 3323207 0.1074 3326354 0.0282 2783241 2430 0.0000 3246895 0.1465 37795 0.0044 3283490 0.1061 3288920 0.0279 2711954 2320 0.0000 3547867 0.1578 77821 0.0049 3613108 0.1168 3616386 0.0279 2711954 2430 0.0000 3374350 0.1566 28559 0.0034 3405003 0.1084 395322 2446 0.0000 3374350 0.1646 22173 0.0026 3351695 0.1084 3353323 0.0284 2998066 2445 0.0000 346412 0.1641 31646 0.0037 3496058 0.1130 3497355 0.0296 3207565 1066 0.0000 346412 0.1621				,	30411	0.0036	3634883	0.1175	3637741	0.0308	3435851	201676	214	
3147 0.0000 3263297 0.1465 39910 0.0047 3323207 0.1074 3326354 0.0282 2783241 2430 0.0000 3245695 0.1448 37795 0.0044 3283490 0.1061 3285920 0.0279 271954 3260 0.0000 3537187 0.1578 7521 0.0089 3613108 0.1168 3616368 0.0307 329848 2094 0.0000 3374350 0.1506 28659 0.0034 340509 0.1100 340500 30289 398266 1628 0.0000 3324350 0.1646 22173 0.0026 3351695 0.1106 340500 0.0289 398266 1245 0.0000 346412 0.1641 82525 0.0037 3496058 0.1215 3761772 0.0299 3301958 1066 0.0000 346412 0.1521 17548 0.0021 3427229 0.0299 3227555					66388		3486176	0.1127	3491470	0.0296	2997172	493952	346	
2430 0.0000 3245695 0.1448 37795 0.0044 3283490 0.1061 3285920 0.0279 2711954 3260 0.0000 3537187 0.1578 75921 0.0089 3613108 0.1168 3616388 0.0307 3295848 2094 0.0000 3374350 0.1506 28559 0.0034 3402899 0.1100 3405003 0.0284 3962767 2145 0.0000 3374350 0.1648 22173 0.0026 3356952 0.1064 3353323 0.0284 2980066 2145 0.0000 346412 0.1641 82555 0.0037 3759627 0.1215 3761772 0.0294 3301986 1297 0.0000 346412 0.1546 0.0037 3496058 0.1130 3497355 0.0296 3301986 1066 0.0000 340815 0.1521 17548 0.0021 3426163 0.1130 3437229 0.0296 3301986			3283297		39910		3323207	0.1074	3326354		2783241	542730	383	
3260 0.0000 3537187 0.1578 75921 0.0089 3613108 0.1169 3616368 0.0307 3295848 2094 0.0000 3374350 0.1506 28559 0.0034 3402809 0.1100 3405003 0.0289 3062767 1628 0.0000 3329522 0.1486 22173 0.0026 335682 0.1084 3355323 0.0284 298066 2145 0.0000 33677102 0.1641 82525 0.0097 3756627 0.1215 3761772 0.0219 357341 1297 0.0000 3464412 0.1546 0.0037 3496058 0.1130 3497355 0.0296 3301958 1066 0.0000 340815 0.1521 17548 0.0021 3426163 0.1130 3427229 0.0296 3301958			3245695		37795		3283490	0.1061	3285920		2711954	573582	384	
2094 0.0000 3374350 0.1506 28559 0.0034 3402909 0.1100 3405003 0.0289 3062767 1628 0.0000 3322522 0.1466 22173 0.0026 3351695 0.1084 3353232 0.0284 298066 2145 0.0000 3677102 0.1641 82525 0.0097 3756027 0.1215 3761772 0.0319 3573411 1297 0.0000 3464412 0.1546 0.0037 3496058 0.1130 3497355 0.0296 3301956 1066 0.0000 3406615 0.1546 0.0021 3426163 0.1108 3427229 0.0296 3227555				l	75921		3613108		3616368		3295848	320318	202	
1628 0.0000 3329522 0.1486 22173 0.0026 3351695 0.1084 3353323 0.0284 2998066 2145 0.0000 3677102 0.1641 82525 0.0097 3759627 0.1215 3761772 0.0319 3573411 1297 0.0000 3464412 0.1546 31646 0.0037 3496058 0.1130 3497355 0.0296 3301958 1066 0.0000 3408615 0.1521 17548 0.0021 3426163 0.1108 3427229 0.0290 3227555		<u> </u>		l	28559		3402909	0.1100	3405003		3062767	342009	227	
2145 0.0000 3677102 0.1641 82525 0.0097 3759627 0.1215 3761772 0.0319 3573411 1297 0.0000 3464412 0.1546 31646 0.0037 3496058 0.1130 3497355 0.0296 3301958 1066 0.0000 3408615 0.1521 17548 0.0021 3426163 0.1108 3427229 0.0290 3227555		1	3329522		22173	0.0026	3351695	0.1084	3353323		2998066	355022	235	
1297 0.0000 3464412 0.1546 31646 0.0037 3496058 0.1130 3497355 0.0296 3301958 1066 0.0000 3408615 0.1521 17548 0.0021 3426163 0.1108 3427229 0.0290 3227555		!			82525		3759627	0.1215	3761772		3573411	188236	125	
1066 0.0000 3408615 0.1521 17548 0.0021 3426163 0.1108 3427229 0.0290 3227555					31646		3496058		3497355		3301958	195253	144	
			3408615		17548		3426163		3427229		3227555	199525	149	

Table 35: GCC w/ Model, n=1

Reference Statistics	Statistics:													
Total Instruction References	ction Refer	ences	160239804											
Data Reads			50197289											
Data writes			19074844											
Total Data References	References		69272133											
Total References	secus		229511937											
Miss Statistics:	tics:													
Cache	Inst	%	Read	1 i	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
0	5705707	3.5607	3807505	7.5851	1073419	5.6274	4880924	7.0460	10586631	4.6127	10227815	358758	4	6
-	3664684	2.2870	2332868		668681	3.5056	3001549	4.3330	6666233	2.9045	6063821	602353	29	
7	2101221	1.3113	1387220	2.7635	374495	1.9633	1761715	2.5432	3862936	1.6831	3014928	847948	09	
9	911192	0.5686	763320	1.5206	139180	0.7297	902500	1.3028	1813692	0.7902		673546	43	
4	8032276	5.0127	4810068	9.5823	1812325	9.5011	6622393	9.5600	14654669	6.3851	-	513417	11	
2	7692272	4.8005	3407617	6.7884	1284806	6.7356	4692423	6.7739	12384695	5.3961	11829866	554741	88	
1 0	/55/503	4.7164	2923067	- 1	1131599	5.9324	4054666	5.8532	11612169	5.0595	11032173	906629	06	
, ,	6018628	3.7560	5382757	-	1614482	8.4639	6997239	10.1011	13015867	5.6711	12740947	274868	52	
\$ 0	244646	·	3654970	- 1	1018636		4673606	6.7467	10537327	4.5912	10244733	292537	22	
D C	2/44545	ļ	3112717	6.2010	882112	- 1	3994829	5.7669	9739374	4.2435	9436741	302573	09	
2 7	4505/34	2.8119	6352631	12.6553	1613095	8.4567	7965726	11.4992	12471460	5.4339	12328296	143129	35	
- 5	4403301	20700	4221318	6.4095	946078	4.9598	5167396	7.4596	9570897	4.1701	9420430	150428	39	
7 9	4533530	2.6/93	3451064	- 1	763894	4.0047	4214958	6.0846	8508254	3.7071	8353539	154673	42	
2 7	5384043	3.3600	3222697	- 1	1228250	6.4391	4450947	6.4253	9834990	4.2852	9102102	732799	68	
4 1	480/419	1000	2064370	- 1	811684	4.2553	2876054	4.1518	7683473	3.3477	6863296	820082	95	
0 4	4520533	2.8211	1728499	- F	703005		2431504	3.5101	6952037	3.0291	6081088	870857	92	
0 [4173039	2.6042	3440024		1039724	- 1	4479748	6.4669	8652787	3.7701	8233857	418871	59	
1/	3833065	2.3921	2136034	- 1	585332	3.0686	2721366	3.9285	6554431	2.8558	6092548	461832	09	
2 9	307,0437	2.2925	1/31504	3.4494	475062	1	2206566	3.1854	5880003	2.5620	5394235	485708	09	
e e	3254077	2.0308	3995681	7.9600	995051		4990732	7.2045	8244809	3.5923	8014638	230132	39	
2 6	71 /7000	1505.1	230/1/2	4.59/4	493996	2.5898	2801768	4.0446	5854485	2.5508	5604943	249500	42	
7 00	2367903	1.8646	19411/9	3.8671	387231	2.0301	2328410	3.3613	5316313	2.3164	5056885	259384	44	
77	6106705	2.2028	2161430	4.3059	761631	3.9929	2923061	4.2197	6452880	2.8116	5552305	900408	167	
3 6	7400047	1.247	131/053	ı	522367	2.7385	1839420	2.6554	4319467	1.8820	33007733	1011609	125	
47	180/08/	2402	1155553		497457	2.6079	1653010	2.3863	3640847	1.5863	2567827	1072917	103	
67	7/144/17	015/	2184018	4.3509	610182	3.1989	2794200	4.0337	5568677	2.4263	5009262	559320	95	
27.0	10107	70207	1203406	2.39/4	339410	1.7794	1542816	2.2272	3558929	1.5507	2932436	626410	83	
200	240040	0000.	1012151	- 1	299875	1.5721	1312026	1,8940	3007351	1.3103	2341609	665675	29	
07	1711000	2/5/	0195957		528968	2.7731	2892578	4.1757	5091062	2.2182	4757721	333277	64	
67	17 11 1283	0000	1228/23		250505	1.3133	1479228	2.1354	3190523	1.3901		368415	56	
9 8	100 1022	0.3622	922/64	- i	197414	1.0349	1153178	1.6647	2695000	1.1742		380682	45	
5 6	1395316	0.8708	13/42/3	i	378564		1752837	2.5304	3148153	1.3717	2515499	632393	261	
35	1019655	Ì	/825/1	1.5590	218108		1000679	1.4446	2020334	0.8803	1320029	700108	197	
23	/06148	- 1	677892	- 1	190495	0.9987	868387	1.2536	1574535	0.6860	835998	738376	161	
\$ 1	1099448	- 1	1442121		309928	1.6248	1752049	2.5292	2851497	1.2424	2440408	410958	131	
35	826481	0.5158	714190	- 1	150081	0.7868	864271	1.2476	1690752	0.7367	1232145	458505	102	
36	609687	0.3805	565058		118669	0.6221	683727	0.9870	1293414	0.5635	805730	487589	95	
37	911299	0.5687	1646866		322521	1.6908	1969387	2.8430	2880686	1.2551	2623500	257110	92	
38	684771		715658		121151	- 1	836809	1.2080	1521580	0.6630	1235086	286526	68	
33	5461/3	0.3408	510729	1.0174	80979	0.4245	591708	0.8542	1137881	0.4958	832022	305808	51	

Table 36: Espresso w/ Model, n=1

Total Instruction References	rences	977787939											
Data Reads		225779348											
Data writes		59867420											
Total Data References	3	285646768											
Total References		1263434707											
Miss Statistics:													
Cache Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	Int(1)	int(2)	int(3)
	0.9035	12183514	5.3962	2237941	3.7382	14421455	5.0487	23255769	1.8407	21198414	2057227	128	
	┖		3.1575	1441650	2.4081	8570736	3.0005	13547174	1.0722	10396821	3150124	229	
	L.	٧	1.8390	1071504	1.7898	5223544	1.8287	7824588	0.6193	4235733	3588529	326	
3 1103684	4		0.8559	434592	0.7259	2367104	0.8287	3470788	0.2747	1081386	2389154	248	
ľ	┺	20	10.8232	4086649	6.8262	28523251	9.9855	43778041	3.4650	40924397	2853401	243	
5 9911266	\perp	_	7.5886	3331877	5.5654	20465321	7.1646	30376587	2.4043	27242980	3133356	251	
	1		A 2318	2883891	4 8171	16953920	5 9353	25681975	2 0327	22395784	3285936	255	
7 10737478		L	11.1756	3440440	5.7468	28672554	10.0378	39410032	3.1193	37868027	1541881	124	
	_		6 6310	2545640	4 2521	17517088	6.1324	24361992	1.9282	22693319	1668547	126	
	1		5 1836	2187945	3 6547	13891345	4.8631	19857597	1.5717		1734909	128	
	1	_	19 8913	3344187	5 5860	32202120	113049	40925876	3 2393	40103419	822393	28	
	\perp	\perp	7 2520	217664R	3 6358	18552285	6 4948	23804309	18841	22927161	877084	49	
	1	1	5 7450	4007447	2 1956	14810788	5 1850	10503870	1 550B	18688385	905421	64	
4/0300676	1 0606		2017.0	2856513	4 7714	10357718	6 7768	20747344	2 3545	25844954	3902015	375	
	\perp		┸	2030310	27000	19710894	40777	17774552	1 4068		4369972	432	
		-		20050	2 2828	11804134	7 1324	14751699		1	4615125	456	
15 250000	┛.	7	6 7070	9179993	2 6284	17518011	6 1331	25058901		22829745	2228944	212	
				1535169	2 5643	9504329	3.3273	12982309	1.0275	10514555	2467514	240	
	\perp		┸	1360750	2 2729	8173716	2.8615	10095629	0.7991	7497404	2597977	248	
		F		1962082	3.2774	18474682	6.4677	24607358	1.9477	23359046	1248194	118	
	_		L.	1230087	2.0547	8654285	3.0297	11429329	0.9046	10056052	1373151	126	
	╄-		1_	1028316	1,7177	6808931	2.3837	8389838	1	6957297	1432413	128	
	╄	٦	_	2335829	3 9017	12792062	4.4783	16707263	1.3224	12448998	4257745	520	
	Ш.		_	1644481	2.7469	7750280	2.7132	9401054	0.7441	4431695	4968775	584	
	1_		<u></u>	1439203	2.4040	6694757	2.3437	7745213	0.6130	2513857	5230733	623	
25 2467169	┖		_	1700732	2.8408	10937916	_	13405085		_	2605164	308	
	L		Ļ	1059097	1 7691	5574166		6583520	0.5211	3547073	3036100	347	
	L	3477377	1.5402	858201	1,4335	4335578	1.5178	4981562	0.3943	1765093	3216088	381	
	L		4.2396	1463303	2.4442	11035465	3.8633	12707801	1.0058	11149394	1558218	189	
	9990.0	L	1.6722	756328	1.2633	4531860	1.5865	5183249	0.4103	3366527	1816515	207	
	L.			543072	0.9071	3022604	1.0582	3466516	0.2744	1537449	1928837	230	
	<u> </u>		2.6215	1217044	2.0329	7135899	2.4982	7603952	0.6018	4938441	2665122	389	
			L	784359	1.3102	3794568	1.3284	4116585	0.3258	1223084	2893061	440	
	_		_	670585	1.1201	3116415	1.0910	3324588	0.2631	329944	2994176	468	
	L		2.5545	946635	1.5812	6714174	2.3505	7020222	0.5556	5298258	1721717	247	
	<u> </u>		1.0444	531752	0.8882	2889792	1.0117	3098887	0.2453	1216734	1881874	279	
	<u> </u>		0.7508	406161	0.6784	2101219	0.7356	2236121	0.1770	250704	1985115	305	
37 225599	9 0.0231	6691741	2.9638	919504	1.5359	7611245	2.6646	7836844	0.6203	6751450	1085236		
	L	2536024	1.1232	416869	0.6963	2952893	1 0338	3099149	0 2453	1912655	1186321	173	
	ł												

Table 37: Alvinn w/ Model, n=1

Reference Statistics:	.60												
Total Instruction References	erences	5233222102											
Data Reads		1415013649											
Data writes		487428474										1	
Total Data References	ses	1902442123											
Total References		7135664225											
Miss Statistics:												† 	
			%	Write	%	Data	%	Total	%	int(0)	lpt(1)	int(2)	int(3)
0 11237903	_		4.1287	1585800	0.3253	60006827	3.1542	71244730	0.9984	60126100	11118508	122	
	_		2.8795	896409	0.1839	41641201	2.1888	47953712	0.6720	29872443	18081051	218	
2 2367214			2.5649	315136	0.0647	36609305	1.9243	38976519	0.5462	14633971	24342230	318	
	_		1.2722	169793	0.0348	18172206	0.9552	19369763	0.2715	3434711	15934820	232	
			10.3135	1979115	0.4060	147916650	7.7751	161861313	2.2683	149865865	11995234	214	
	-4	\perp	8.7677	1227917	0.2519	125292550	6.5859	139111095	1.9495	126625540	12485317	238	
	_	117	8.2772	1137898	0.2334	118261818	6.2163	133212923	1.8669	120557793	12654887	243	
	_		8.2795	2092895	0.4294	119248767	6.2682	129539919	1.8154	123122982	6416823	114	
	-1		5.1891	1001613	0.2055	74428071	3.9122	84883001	1.1896	78268579	6614296	126	
	-		4.7479	894925	0.1836	68077716	3.5784	78823053	1.1046	72164728	6658198	127	
	4		9.2960	2792174	0.5728	134331887	7.0610	141665075	1.9853	138258290	3406723	62	
	_		3.7190	797224	0.1636	53422230	2.8081	60564534	0.8488	57081656	3482814	28	
12 7200712	_		3.4442	930341	0.1909	49666060	2.6106	56866772	0.7969	53380223	3486485	8	
	_	1106	7.8200	1135875	0.2330	111790351	5.8761	120638028	1.6906	101071917	19565769	342	
		ĺ	6.7238	976875	0.2004	96119683	5.0524	103955106	1.4568	83117198	20837538	370	
	1		7.4029	984567	0.2020	105736009	5.5579	109796884	1.5387	88479309	21317166	409	
16 6632758			1	1199122	0.2460	81183899	4.2674	87816657	1.2307	76981951	10834512	194	
İ	-	52627881	- 1	796112	0.1633	53423993	2.8082	60030214	0.8413	48655165	11374841	208	
	27 0.1053			690106	0.1416	58046764	3.0512	63555191	0.8907	52008234	11546728	229	
	-	80184487	- }	1746703	0.3584	81931190	4.3066	86841480	1.2170	81025985	5815387	108	
	_		- 1	671245	0.1377	33532515	1.7626	38574744	0.5406	32536695	6037934	115	
	-	- 1	- 1	516542	0.1060	35454309	1.8636	40252281	0.5641	34147897	6104259	125	
	0.1108		- 1	810913	0.1664	89002676	4.6783	94798817	1.3285	65992898	28805474	445	
	_	71980579	Ţ	582386	0.1195	72562965	3.8142	75995327	1.0650	44732561	31262267	499	
		1	- 1	394518	0.0809	71758324	3.7719	73132357	1.0249	40715479	32416358	520	
		54562939		599491	0.1230	55162430	2.8996	59739232	0.8372	42992352	16746609	271	
				425751	0.0873	38269211	2.0116	41468261	0.5811	23490626	17977332	303	
İ			2.6067	283468	0.0582	37168400	1.9537	38031074	0.5330	19524750	18506006	318	
	_	İ	3.1458	969053	0.1988	45482049	2.3907	48807324	0.6840	39584436	9222725	163	
			1.4569	385420	0.0791	21000395	1.1039	23470337	0.3289	13649773	9820384	180	
	_	-	1.3608	205603	0.0422	19461036	1.0230	21060740	0.2951	11008776	10051776	188	
	_		3.0133	447914	0.0919	43086614	2.2648	44838921	0.6284	22258474	22580109	338	
			2.5171	270932	0.0556	35887549	1.8864	36361793	0.5096	12498889	23862549	355	
	_		- 1	232540	0.0477	35504161	1.8662	35720204	0.5006	11300206	24419631	367	
	4	29395707	- 1	577715	0.1185	29973422	1.5755	31313683	0.4388	18548940	12764531	212	
	4		i	205511	0.0422	18932149	0.9951	19641223	0.2753	6108357	13532639	227	
	_			173413	0.0356	18615280	0.9785	18742142	0.2627	4889262	13852639	241	
				750628	0.1540	36575334	1.9225	37573359	0.5266	30612516	6960711	132	
38 781205	_	10394425	- 1	154789	0.0318	10549214	0.5545	11330419	0.1588	3928174	7402100	145	
39 /4918	18 0.0014	╛	0.6928	127130	0.0261	9929704	0.5219	10004622	0.1402	2422673	7581796	153	

Table 38: Compress w/ Model, n=2

	nelelence Statistics.	-			-	_					_	-	_	_
Total Inst	Total Instruction References	ences	87045931											
Data Reads	sp		22412018											
Data writes	St		8521660							-				
Total Dat	Total Data References	3	30933678	-										
Total References	erences		117979609											
Miss Statistics:	istics:													
Cache	Inst		Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	Int(3)
0	570450	0.6553		.8461	87138	1.0225	4086809	13.2115	4657259	3.9475	4451154		205977	128
-	159654	0.1834		16.1796	53406	0.6267	3679573	11.8950	3839227	3.2541	3462532		376450	245
2	87671	0.1007	3341914 14	14.9113	43444	0.5098	3385358	10.9439	3473029	2.9438	2838971		633714	344
ဇ	22728	0.0261	3054661 13	13.6296	22571	0.2649	3077232	9.9478	3099960	2.6275	2475426		624319	215
4	1537370	1.7662	4459201 19	19.8965	207745	2.4378	4666946	15.0869	6204316	5.2588	5972103		231966	247
2	37711			17.9460	106199	1.2462	4128264	13.3455	4165975	3.5311	3924907		240812	256
9	35799			17.3709	82893	0.9727	3976071	12.8535	4011870	3.4005	3768472		243142	256
7	1021658			21.2525	284662	3.3405	5047780		6069438	5.1445	5945117		124196	125
80	21917			19.6350	214197	2.5136	4614802	14.9184	4636719	3.9301	4508742		127849	128
6	20801			18.0931	91182	1.0700	4146204	13,4035	4167005	3.5320	4038549		128328	128
9	1013030			25.1536	436817	5.1260	6074256		7087286	6.0072	7022694		64529	63
Ξ	13731			22.6560	349745	4.1042	5427417	17.5453	5441148	4.6119	5373867		67217	2
12	12571		_	19.7280	249082	2.9229	4670523	15.0985	4683094	3.9694	4615783		67247	2
13	28728	- 1	_	17.8679	140960	1.6541	4145527	13.4013	4174255	3,5381	3791856		381999	400
14	27785	0.0319	3710631 16	16.5564	82349	0.9663	3792980	12.2617	3820765	3.2385	3420120		400186	459
15	24843	- 1		16.2734	75239	0.8829	3722436	12.0336	3747279	3.1762	3338327		408466	486
16	16837			18.7715	165552	1.9427	4372614 14.1354	14.1354	4389451	3.7205	4174716		214519	216
17	16475	J		17.0303	68715	0.8064	3885555	12.5609	3902030	3.3074	3681971		219817	242
18	14469	- }		16.7317	53524	0.6281	3803445	3803445 12.2955	3817914	3.2361	3596305		221357	252
19	10269	- 1		20.2161	249725	2.9305	4780563 15.4542	15.4542	4790832	4.0607	4675559		115159	114
20	10547	_		18.0638	112347	1.3184	4160819 13.4508	13.4508	4171366	3.5357	4054605		116638	123
21	8993	- 1		17.5174	79973	0.9385	4005966	4005966 12.9502	4014959	3.4031	3898495		116336	128
22	20219			16.4016	103394	1.2133	3779328	3779328 12.2175	3799547	3.2205	3201153		597870	524
23	15904	0.0183	3474790 15	15.5041	75436	0.8852	3550226 11.4769	11.4769	3566130	3.0227	2921959		643581	590
24	13939	- 1		15.3197	73333	0.8605	3506780	11.3364	3520719	2.9842	2848085		672020	614
25	11889	- 1		16.9851	98101	1.1512	3904810	12.6232	3916699	3.3198	3552561		363834	304
56	9263	ı		15.8716	47755	0.5604	3604890	11.6536	3614153	3.0634	3232812		380993	348
27	8361			15.6597	40256	0.4724	3549914		3558275	3.0160	3167166		390741	368
28	7188	- 1	4029414 17	17.9788	131678	1.5452	4161092	13.4517	4168280	3.5331	3963111		204998	171
53	5764			16.3743	48620	0.5705	3718442		3724206	3.1567	3514256		209752	198
30	5361	- 1		16.0891	30617	0.3593	3636506		3641867	3.0869	3429492		212161	214
31	8062		3435077 15	15.3269	92699	0.7860	3502053	11.3212	3510115	2.9752	2927943		581837	335
35	5327		3296790 14.7099	1.7099	40603	0.4765	3337393	10.7889	3342720	2.8333	2713818		628523	379
జ	3835	- 1	3257788 14	14.5359	38486	0.4516	3296274	10.6559	3300209	2.7973	2642638		657189	382
怒	4880	į		15.8102	76270	0.8950	3619655	11.7013	3624535	3.0722	3268293		356044	198
32	3478	- 1	3379296 15	15.0781	28944	0.3397	3408240	11.0179	3411718	2.8918	3037616		373875	227
98	2583		3333926 14.8756	1.8756	22587	0.2651	3356513	10.8507	3359096	2.8472	2974677		384186	233
37	3123	- 1		16.4162	82667	0.9701	3761874	12.1611	3764997	3.1912	3564514		200361	122
98	2111		3466061 15	15,4652	31801	0.3732	3497862	3497862 11.3076	3499973		3294350		205480	143
36	1660	0.0019	3410033 15	15.2152	17698	0.2077	3427731	3427731 11.0809	3429391	2.9068	3220967		208276	148

Table 39: GCC w/ Model, n=2

1	***************************************	יכובובויים סימווסוים.	-												
Perfections Perfections	Total Instruct	on Refere	nces	977787939											
See64720 Wille % Dala % Tolal 266646768 % Wille % Tolal 3.6 Read % Wille % Tolal 0.8049 1220464 5.4059 224050 3.7426 14446038 5.6573 22239664 0.2732 21.8827 3.1873 1452893 2.4270 867187 2622866 13697187 0.2732 21.0828 1.3817 1462893 2.4270 867183 1.3172 8202868 1.0724 24472149 10.8894 24574 8266501 10.0003 4397900 1.107 222408 1.8817 246228 1.8847 28662891 10.0003 4397900 0.504 1.1087 244222 1.686718 246868 1.88407 1.886284 1.886700 1.886284 1.8862860 1.9917 1.889718 1.8862860 1.9917 1.889718 1.884807 1.8882860 1.9917 1.8892866 1.9917 1.8892866 1.9917	Data Reads			225779348											
2.66646768 Write % Data % Total 96 Fleed % Write % Data % Total 0.5049 12205436 5.4059 224206 3.7456 149038 5.0553 2293654 0.5193 7218253 3.1972 1102462 1.8416 6476330 1.9172 22052864 0.5193 7218253 3.1972 1102462 1.8416 6476330 1.9172 22052867 0.5192 4973668 1.8912 2.6865601 1.0003 1.9172 2206286 1.0703 1716250 7.6015 3336934 5.5739 24993464 7.7165 3697700 0.5076 4409245 5.1870 2488847 5.6867 22486280 1.0003 4.953700 0.5176 440927 5.1870 2488847 3.6563 13900062 4.6663 2248689 3.6466 1.9663304 0.6787788 1.668780 0.6787788 1.668780 0.6787788 1.6687878 1.868	Data writes			59867420											
1 1	Total Data R	erences		285646768											
1,067 1,06	Total Refere	seo		1263434707											
Inst. % Read % Wirle % Dala % Total	Miss Statisti	cs:													
69475161 0.9049 1.2205436 6.4059 2.204062 2.4726 14446038 6.0572 2.293664 2.725928 0.5139 7.218928 1.2472 6.4059 2.2470 667139 7.0356 1.20561 1.0003 1.9172 9.6051 1.0003 1.9172 9.6051 1.0003 1.9172 9.6051 1.0003 1.9172 9.6051 1.0003 1.9172 9.6051 1.0003 1.9172 9.6051 1.0003 1.9172 9.6051 1.0003 1.9172 9.6051 1.0003 1.9172 9.6051 1.0003 1.9172 9.6051 1.0003 1.9172 9.6051 1.0003 1.9172 9.6051 1.0003		Inst	%	Read	%	Write	%	Data	%	Total	%	int(0)	int(1)	int(2)	int(3)
CONTRING CONTRING CATAGORD 1,4415 6471620 3,0559 1,3572 1,10246 1,4415 5476530 1,3772 1,0025 1,207202 1,00202 1,1027 1,00202 1		9847616	0.9049	12205436	5.4059	2240602	3.7426	14446038	5.0573	23293654	1.8437	21150667		2142859	128
2729298 0.2729 477386 1.9372 1102462 1.8445 657530 19172 620526 1207257 0.1235 4102486 1.9372 1102462 1.646304 2565261 105071 376573 16413406 1.6756 2.447249 10.6309 4403426 5.739 20493464 7.1765 3057370 16413406 1.6767 2.447249 1.6870 2.447249 1.6876 2.447249 1.6876 2.447249 1.6876 2.447249 1.6876 2.447249 1.6876 2.447249 1.6876 2.447249 1.6876 2.447249 1.6876 2.447249 1.6876 2.447249 1.6876 2.447249 1.6876 2.44876 2.447249 1.6868 2.447249 2.4447		5025237	0.5139	7218927	3.1973	1452993	2.4270	8671920	3.0359	13697157	1.0841	10308678		3388250	229
1207257 0,1235 24102459 0,9312 460022 0,7864 256248 0,6971 376979 14/13/02 1,5764 2471249 10.8390 4093452 6.6875 2665601 10.0003 43979003 10074322 1,0576 2471249 10.8390 4093452 4.8244 1698303 5.9456 2565601 10.0003 43979003 10022113 1,1067 25424853 1,1490 2445524 16.855 1300005 4.865730 5.9456 19893344 6028202 0,517 1,1067 2546804 4,2542 15867000 1.36987 36987 19893344 1989344 1989344 19893344 1989344 1989344 1989344 1989344 19893344 1989344 1989344 19893344 1989344 1989344 1989344 1989344 1989344 1989344 1989344 1989344 1989344 1989344 1989344 1989344 1989344 1989344 1989344 19893448 19893448 19893448 19893448 1			0.2792	4373868	1.9372	1102462	1.8415	5476330	1.9172	8206258	0.6495	4131300		4074632	326
1571440 1.5764	j	_	0.1235	2102459		460022	0.7684	2562481	0.8971	3769738	0.2984	1043624		2725866	248
067/322 10303 17162550 7 6016 336834 5,5739 20499444 7,1765 3067370 10021119 1,1067 1,1087 1,1087 1,1087 2,1489 2,866591 1,0042 2,868591 1,0042 2,868591 1,0042 2,868591 1,0042 2,868591 1,0042 2,868591 1,0042 2,868591 1,0042 2,868593 5,488 2,868591 1,0042 2,48550 2,48550 2,48550 1,0042 2,48550 2,48550 2,48550 1,0042 3,4855 1,0042		5413408	1.5764	24472149		4093452	6.8375		10.0003	43979009	3,4809	40760522		3218244	243
6874359 0.9076 14096716 6.2431 2868229 6.24436 140807 25243663 11.1807 242328 6.1456 16.6243 16.6243 11.1807 25243663 11.1807 25243663 11.1807 25243663 11.1807 25243663 11.1807 254684 4.2542 17527358 16.1802 24453524 6038222 0.6176 11711105 5.1870 2546804 4.2542 17527358 16.1802 24682742 5229297 0.6176 11711105 5.1871 2189847 3.2856900 11.3063 40972897 10683779 1.28229 3.24627 2.8867 3.8867 1.8867 4.8867 1.8867 11063787 1.0826876 4.8867 4.8867 1.8867 4.8867 1.8867 11063787 1.082687 4.8867 4.8864 1.8867 1.8867 1106378 1.08267 4.8864 1.8877 1.8867 1.8867 1.8867 1.8867 1106378 1.08267 4.8864 1.		0074322	1.0303	17162530	7.6015	3336934	5.5739	20499464	7.1765	30573786	2,4199	27060284		3513251	251
10820119 1.067 2.6543665 1.1807 3442326 5.7499 2.66456 1.00425 3567100 6.032624 6.01704 1.4806074 6.6360 2.564684 4.2542 1.752368 6.10704 1.3063 3.45262 3.6667 3.2296000 11.3063 40972894 6.032622 0.6176 1.711105 5.181 2.7541 2.176843 3.6362 1655133 6.4956 2.344070 8.676897 0.8874 2.895100 1.2020 1.2020689 3.226000 1403220 4.6956 3.344070 4.620279 0.8874 2.89610 2.225893 3.7348 1.89679 6.8821 3.00006 3.84600 4.620279 0.8930 4.6943 2.25639 3.7348 1.994400 4.4952 1.824800 5.4137 0.5567 0.9569 3.6451 2.6467 2.25849 3.7348 4.4952 1.824800 2.4137 0.5569 0.864299 3.0006 1.35647 2.2808 8.77146 8.821460			0.9076	14095716	- 1	2888223	4.8244		5.9458	25858298	2.0467	22193519		3664524	255
69295166 0.7084 14890474 6.6550 2546884 4.2542 1752756 6.1360 2443324 6929260 0.6170 117101 5.1870 2.18947 3.1860 13900052 4.6673 1907384 3.6867 13000052 4.6673 1907384 3.6867 13000052 4.6673 1.524000 1.10063 4.9586 1.9587 1.52400 1.10063 4.9586 3.2440 4.9586 3.24400 1.20063 3.24400 4.2007 4.6953 3.24400 4.1006 4.6953 3.24400 4.1006 4.6954 3.2440 4.1007 4.6954 3.2440 4.1007 4.6954 3.2440 4.1007 4.6954 3.2440 <td></td> <td>_</td> <td>1.1067</td> <td>25243653</td> <td>-1</td> <td>3442328</td> <td>5.7499</td> <td></td> <td>10.0425</td> <td>39507100</td> <td>3.1270</td> <td>37793297</td> <td></td> <td>1713679</td> <td>124</td>		_	1.1067	25243653	-1	3442328	5.7499		10.0425	39507100	3.1270	37793297		1713679	124
6078292 0.6176 1171105 5.1870 2188947 3.6565 13900052 4.8622 4.8672 6078292 0.6874 22861408 12.8229 3.34459 5.258607 1.3260001 1.3656 1.3256013 6.4958 2.44697 5282837 0.6873 1.6287 2.161 1.907368 3.1860 14813250 5.1859 1.9623629 10685376 1.0926 16697122 7.3688 2.78670 4.8064 1.8514 2.1859 1.9633629 10685376 1.0926 16697122 7.3688 2.7869 2.7869 1.78711184 4.1701 1.552436 241437 0.5374 1.696437 2.23593 2.2349 1.7571189 6.1514 2.527304 3945212 0.374 1.865797 2.8060 8.666526 3.0341 1.7011 1.5524306 2130047 0.374 1.864797 2.8060 1.734 1.701 1.5524306 213004 0.172 1.1734 1.7134 1.7134 1.71341 <td></td> <td>6926166</td> <td>0.7084</td> <td>14980474</td> <td>6.6350</td> <td>2546884</td> <td>4.2542</td> <td>17527358</td> <td>6.1360</td> <td>24453524</td> <td>1.9355</td> <td>22605422</td> <td></td> <td>1847976</td> <td>126</td>		6926166	0.7084	14980474	6.6350	2546884	4.2542	17527358	6.1360	24453524	1.9355	22605422		1847976	126
8678897 0.8874 2295408 12.8229 3344592 5.5867 32266000 11.3053 4097289 2829297 0.5431 16376236 7.2541 1907864 3.1860 14813250 6.4958 2364607 4820279 0.4302 12905862 7.7241 1907864 4.8064 19515792 6.8321 30201168 10685376 1.0926 16697122 7.3688 2255939 3.7346 19516792 6.8321 30201168 2414347 0.5537 10598703 4.6943 2255939 3.7346 19234681 1824689 3444377 0.5686 16627122 1.2488 226531 2.64239 3.0016 1965447 2.2806 19244687 3.414 1.7011 1524396 213048 0.770735 0.7866 16624399 3.0030 1365447 2.2806 19078448 1.7149 1.7149448 1.71494 1.71494 1.71494 1.71494 1.71494 1.71494 1.71494461 2.8744 2.8746 1.71494	İ	6039292	0.6176	11711105	5.1870	2188947	3.6563	13900052	4.8662	19939344	1.5782	18025760		1913456	128
5282837 0.5413 16378293 7.2541 2176894 3.6362 16556133 6.4958 2394807 4620278 0.5430 15905862 7.7161 1907368 3.1860 14615279 6.1859 19633289 10685776 1.0920 16637127 3.0461 1951792 6.1859 19633289 2414347 0.5537 10589703 4.6943 2.235933 3.7348 1203462 4.4922 18248899 37701735 0.7374 9668543 3.5414 11911884 4.1701 1524396 2133046 0.2182 6842999 3.0306 1564063 2.5624 954446 2.8736 10241444 2287022 0.2342 7.43519 3.2931 1231395 6.1547 2.2808 8208446 2.8736 10341444 286347 0.5366 1652447 2.2808 8208446 2.8736 10341444 13241484 171344 1340224 132413561 2828047 0.5366 1652447 2.2808 8208446		8676897	0.8874	28951408	12.8229	3344592	5.5867	32296000	11.3063	40972897	3.2430	40063746		280606	2
4020279 (2) 0.04930 (12905682) 5.7161 (1907368) 3.166 (1481326) 6.1859 (1682) 19633529 10685376 (1.0928) 1.0928 (16827) 1.637122 (1688) 2.878670 4.8004 (1951792) 6.8821 (1924899) 10685376 (1.0928) 1.0928 (1688) 2.236393 (1748) 2.236393 (1748) 2.236399 5.41447 (170735) 0.7877 (15392159) 6.8173 (1757169) 2.6534 (1757169) 6.1514 (1752499) 7.701735 (170734) 0.7877 (1808) 3.5451 (1540633) 2.5734 (1757169) 6.1514 (17524394) 2.130049 (1.02162) 6.94299 (17314) 3.0309 (17544) 1.264397 (1757169) 6.1514 (1757169) 6.1514 (1757169) 2.877022 (1.02842) 1.0734 (17314) 1.0734 (17314) 1.0734 (17314) 1.0734 (17314) 1.0734 (17324) 1.0734 (17324) 1.0734 (17324) 1.074401 (171847) 2.8702 (17344) 1.074401 (171847) 1.074401 (171847) 1.074401 (171847) 1.074401 (171847) 1.07689 3.865949 1.07689 1.0466525 3.0000 1.07683 3.8778 (174534) 1.07683 3.8778 (174534) 1.07683 3.8778 (1745037) 1.07683 3.8778 (1745037)		5292937	0.5413	16378239	7.2541	2176894	3.6362	18555133	6.4958	23848070	1.8876	22880963		967043	2
10885376 1,0928 16667122 7,3668 2878670 4,8084 1951572 6,8321 30201168 5414347 0,5537 10598703 4,6943 2,235939 3,7348 12834642 4,4932 18248989 3,42512 0,3419 18694 4,1701 19,1884 4,1701 1522539 7,701735 0,7877 15392189 8,173 2,1750118 6,154 3,2414 13207734 2,133048 0,2182 6842899 3,030 1365447 2,2808 8208446 2,873 132414 13207734 2,133048 0,2182 6842899 3,030 1365447 2,2808 8208446 2,873 10341494 2,133048 0,2182 6842899 3,030 1365447 2,2808 18668525 3,040 1144394 2,82623 0,1784 1,7785 2,88689 13773010 4,61477 1445300 2,82623 0,4184 1,7785 2,88689 13773010 4,61450 2,82623 <td< td=""><td></td><td>4820279</td><td>0.4930</td><td>12905882</td><td>5.7161</td><td>1907368</td><td>3.1860</td><td>14813250</td><td>5.1859</td><td>19633529</td><td>1.5540</td><td>18638683</td><td></td><td>994782</td><td>2</td></td<>		4820279	0.4930	12905882	5.7161	1907368	3.1860	14813250	5.1859	19633529	1.5540	18638683		994782	2
5414347 0.5537 10568070 4.6443 2.225939 3.7346 12834642 4.4932 1824896 3342512 0.3787 15982158 4.37713 2.042341 3.4114 11911884 4.1701 15254396 7701735 0.7877 15392158 6.3773 157346 8004054 3.5451 1570401 3.6987 17571169 6.1514 25272904 3663047 0.3746 8004054 3.5451 1566347 2.2808 820846 2.8736 10341494 2133048 0.2182 6642999 3.0308 136547 2.2808 820846 2.8736 1034149 4.7761 2.8623 1034149 2.87149 1.87149 8.77149			1.0928	16637122	7.3688	2878670	4.8084	19515792	6.8321	30201168	2.3904	25651103		4549697	368
3942512 0.3418 9869543 4.3713 2042341 34114 11911884 4.1701 15254396 7701735 0.7346 9869543 4.3713 2170010 3.6337 1757169 6.1514 2.5204 3650347 0.3746 6842999 3.0506 1355447 2.2608 8204468 2.8734 10201494 2133048 0.2182 6842999 3.0006 1355447 2.2608 8204467 2.873 2413561 2077022 0.2362 16528457 7.3197 1963797 3.2802 18490254 6.4731 2413561 2077022 0.2362 16528457 7.3197 1963791 2.6589 1666526 3.0340 11543547 2077022 0.2342 17074401 4.7765 2.38669 3.866526 3.0340 11543547 260667 0.11614 4.628442 2.6543 1.0294 4.1448 1.7785 2.806 1.17530 4.145367 2601687 0.2174 4.1448 1.7785 <td< td=""><td></td><td>_</td><td>0.5537</td><td>10598703</td><td>4.6943</td><td>2235939</td><td>3.7348</td><td>12834642</td><td>4.4932</td><td>18248989</td><td>1.4444</td><td>13156604</td><td></td><td>5091955</td><td>430</td></td<>		_	0.5537	10598703	4.6943	2235939	3.7348	12834642	4.4932	18248989	1.4444	13156604		5091955	430
7/01/35 0.7877 15322159 6.8173 2179010 3.6397 17571169 6.1514 25272904 3663047 0.3784 80040054 3.5451 1540633 2.5734 9544687 3.3414 13207734 21803047 0.2182 6642999 3.0306 1365447 2.2800 8606555 3.471 13207734 2233307 0.6365 16526457 7.3197 1965379 3.2802 18490254 6.473 24713561 2677022 0.2942 7.435130 1.2931 1.231395 2.0569 8666655 3.034 11543547 1695421 0.1734 5789761 2.5643 1029388 1.7194 6819149 2.3873 8614570 2426523 0.4384 1074401 4.7765 2386609 3.989 13173010 4.6116 17459303 1578149 0.1614 5568974 2.4754 1492337 2.4927 7.08131 1.7459303 265019 0.6658 9662484 2.6543 1.5803		_	0.3418	9869543	4.3713	2042341	3.4114	11911884	4.1701	15254396	1.2074	9869207		5384733	456
3663047 0.3746 8004064 3.5451 1540633 2.5734 9544687 3.3414 13207734 2133048 0.2136 6842999 3.0308 1365447 2.2800 8606453 3.0340 1454354 14444 1221395 2.2800 866652 3.0340 1454354 1445354 1454354		i_	0.7877	15392159	6.8173	2179010	3.6397	17571169	6.1514	25272904	2.0003	22745326		2527368	210
2133048 0.2182 6842999 3.0308 1365447 2.2008 680446 2.8736 10341494 6223307 0.6365 16526437 1.3197 1963797 3.2802 16490254 6.4731 24713661 2203307 0.6345 1.435130 3.2931 1.231395 2.0569 8666525 3.0340 11543401 4.7765 2.98680 1.7194 6619149 2.3873 8514570 4286293 0.4394 10784401 4.7765 2.386809 1.2794 661914 2.3873 8614570 210667 0.2155 6462484 2.8623 1699191 2.8706 1107689 3.8738 1026836 210667 0.2154 4638482 2.6444 1076827 2.8706 1107689 3.8778 13750370 1266019 0.1644 4638482 2.0444 1076827 1.7887 5715309 2.0008 663460 1266019 0.1643 3588791 1.5897 74119 4.464621 1.5600 1.0879		_	0.3746	8004054	3.5451	1540633	2.5734	9544687	3.3414	13207734	1.0454	10406408		2801086	240
6223307 0.6365 1652465 7.3197 1965797 3.2602 18490254 6.4731 24713561 2677022 0.2342 7.3197 1965791 2.5643 1231395 2.0569 866625 3.0340 1154347 1685421 0.1734 5789761 2.5643 1029386 1373010 4.616 1.445303 2106687 0.2155 6462464 2.6623 1699191 2.8388 8161675 2.8573 10268362 2106687 0.2155 6462464 2.6623 1699191 2.8388 8161675 2.8573 10268362 1678149 0.1614 5588974 2.4754 1492337 2.4927 7081311 2.4790 8659460 1265019 0.1614 5588974 1.5604 178677 2.6068 3.8778 13750370 1265019 0.1624 2.6644 1.6643 2.4528 1.06131 3.8759 1.860328 941704 0.0863 381689 1.168439 2.4528 1.06131 3.6		_	0.2182	6842999	3.0308	1365447	2.2808	8208446	2.8736	10341494	0.8185	7381267		2959979	248
2877022 0.2942 7455130 3.2931 1231395 2.0569 8666525 3.0340 11543547 4286223 0.04284 1.766 2.98699 1.7194 6819149 2.3873 8514570 42862293 0.04384 10764401 4.765 2.98699 1.31939 116167 2.3873 8514570 2106687 0.2155 6462484 2.6623 1699191 2.8333 8161675 2.8673 1026303 2106687 0.154 5588974 2.4744 1492237 2.4927 7081311 2.4730 865440 2673681 0.1294 4638482 2.0544 1076827 1.7987 5715309 2.0008 6980328 941704 0.0653 3569791 1.5900 874830 1.4613 4464621 1.5630 5406326 179514 0.0624 3612892 1.2578 146439 2.4528 1108173 3.8736 1866346 600616 0.0824 3814893 1.6897 1.4613 4464621 <td></td> <td>6223307</td> <td>0.6365</td> <td>16526457</td> <td>7.3197</td> <td>1963797</td> <td>3.2802</td> <td>18490254</td> <td>6.4731</td> <td>24713561</td> <td>1.9561</td> <td>23316596</td> <td></td> <td>1396847</td> <td>118</td>		6223307	0.6365	16526457	7.3197	1963797	3.2802	18490254	6.4731	24713561	1.9561	23316596		1396847	118
1885421 0.1734 5789761 2.5443 1029386 1.7194 6819149 2.3873 8514570 4286232 0.4384 10784401 4.7765 2386809 3.3839 19173010 4.6116 1745303 2106687 0.2155 6462244 2.8623 169891 2.8673 10268362 2673681 0.2154 568874 2.4754 1492337 2.8707 1076889 3.8778 1755070 2673681 0.2734 9358142 4.1448 1718547 2.8706 11076689 3.8778 13750370 1265019 0.1294 4638462 2.0544 1076827 1.7887 5715309 2.0008 6980328 1795314 0.0963 3559731 1.5900 874830 1.4613 4464621 1.5630 5406326 600016 0.06024 3613292 4.2578 146439 1.2715 4464621 1.6230 5406326 60003 0.0603 3613292 4.2578 146439 1.4613 4464621		2877022	0.2942	7435130	3.2931	1231395	2.0569	8666525	3.0340	11543547	0.9137	10000023		1543398	126
4286293 0.4384 10784401 4,7765 2386609 3,888 13173010 4,6116 17459303 2106687 0.2155 6462484 2,8623 1699191 2,833 8161675 2,8573 1026362 1578149 0.1614 9586142 4,1448 1748547 2,8706 1076689 3,8778 1026362 2673681 0.2134 9586142 4,1448 1748547 2,8706 1076689 3,8778 13750370 1265019 0.1294 4638482 2,0544 1076827 1,71857 5715309 2,0008 6980328 1795314 0.1836 9613292 4,2578 1468439 2,4528 11081731 3,8736 1287045 806016 0.0863 3,659731 1,5800 8,7458 1,6107683 1,6020 5382099 620603 0.0653 2,51006 1,1139 5,47548 0,9146 3,62544 1,6030 529604 0.0673 6169082 1,2233 1,26836 1,1056 34		1695421	0.1734	5789761	2.5643	1029388	1.7194	6819149	2.3873	8514570	0.6739	6896588		1617854	128
2.10668 J. 0.2155 G. 646248 J. 2.8623 1699191 2.8363 8161675 2.8573 10263362 2.71064 J. 0.1614 S. 5588974 S. 2.4754 J. 1492337 2.4927 708131 J. 2.4790 B659460 2.67369 J. 0.2734 S. 9358142 J. 1.4448 J. 177647 J. 2.6766 J. 1076682 J. 1076682 J. 1.7567 B. 1.75630 B. 2.000 B69032 B. 1.75637 B. 1.75637 B. 1.75637 B. 1.75637 B. 1.75637 B. 1.75637 B. 1.75637 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76638 B. 1.76648 B. 1.76648 B. 1.76648 B. 1.76648 B. 1.76648 B. 1.76648 B. 1.76668 B. 1.7668 B. 1.7668 B. 1.7668 B. 1.7668 B. 1.7668 B. 1.7668 B. 1.7668 B. 1.7668 B. 1.7668 B. 1.7668 B. 1.7668 B. 1.7668 B. 1.7668 B.		4286293	0.4384	10784401	4.7765	2388609	3.9898	13173010	4.6116	17459303	1.3819	12275038		5183771	494
15/8149 0.1614 5588974 2.4754 1422337 2.4927 7081311 2.4799 8659460 2673681 0.2734 9358142 2.1448 1718547 2.8706 11076889 3.8778 13750370 1265019 0.0293 3588791 1.5904 177827 5.71539 2.0008 8960328 941704 0.0863 3588791 1.5904 874830 1.46613 4446451 1.580 5860328 1795314 0.1836 9613292 4.2576 1468439 2.4528 11081731 3.8795 12877045 606016 0.0824 3814893 1.6897 761190 1.2715 4576083 1.6020 538209 663833 0.0679 6169082 2.1323 1258365 2.1019 472747 2.6002 893180 529604 0.0424 2.738484 1.2122 715789 1.1956 345285 2.1019 472747 2.6002 893180 528604 0.0424 586390 2.5972		2106687	0.2155	6462484	2.8623	1699191	2.8383	8161675	2.8573	10268362	0.8127	4238284		0296209	558
26/381 0.2/74 9358142 2.0544 1718547 2.8706 11076689 3.8778 13750370 1265019 0.1294 4633842 2.0544 1076827 1.7987 5715309 2.0008 6980328 941704 0.00653 3559791 1.5800 874830 1.46433 2.4528 1.061731 3.8795 1.5630 690328 1795314 0.1836 9613292 4.2578 1.466439 2.4528 1.061731 3.8795 1.26032 5.06032 60016 0.0824 3814893 1.6897 761190 1.2715 4576083 1.0620 5382099 603833 0.0635 2.55006 1.1139 547548 0.9146 3062554 1.0721 3683167 528040 0.0434 2.736848 1.2212 715789 1.1956 3452637 7248843 6.04287 0.0434 5.66330 2.5972 960636 1.6046 824566 2.3892 7248843 2.83394 0.0434 5.66330 <td>24</td> <td>15/8149</td> <td>0.1614</td> <td>5588974</td> <td>2.4754</td> <td>1492337</td> <td>2.4927</td> <td>7081311</td> <td>2.4790</td> <td>8659460</td> <td>0.6854</td> <td>2295695</td> <td></td> <td>6363164</td> <td>601</td>	24	15/8149	0.1614	5588974	2.4754	1492337	2.4927	7081311	2.4790	8659460	0.6854	2295695		6363164	601
1255/019 0.1224 4638482 2.0544 1076827 1.7987 5715309 2.0006 6980328 1425019 0.1224 463482 2.0544 1076827 1.4613 4464621 1.5630 5406325 175314 0.1836 9613292 4.2576 1.4613 4464621 1.5630 5406325 806016 0.0824 3814893 1.6877 76119 1.2715 457608 1.6020 532009 620603 0.0635 2.515006 1.1139 547548 0.9146 306254 1.0721 3683157 653833 0.0679 6169082 2.7323 1258365 2.1019 742747 2.602 8091280 529604 0.0542 3281679 1.4536 826715 1.3809 410834 1.4383 4637998 4418346 0.0428 2.736846 1.2122 715789 1.1956 3452637 1.2067 3870983 263202 0.0428 1.797604 1.0792 2.5972 960636	62	26/3681	0.2734	9358142	4.1448	1718547	2.8706	11076689	3.8778	13750370	1.0883	10726913		3023154	303
941/04 0.0963 3589/91 1.5890 874830 14613 4464621 1.5630 5406325 1795314 0.1893 3613292 4.2576 1468439 2.4526 11081731 3.8795 12877045 606016 0.0024 3613292 4.2576 1468439 1.2452 11081731 3.8795 1287045 606016 0.0024 2515006 1.1139 547548 0.9146 306254 1.0721 3683157 653833 0.0679 6169082 2.7323 1256365 2.1019 742747 2.602 8091280 529604 0.0542 3281679 1.4536 826715 1.3809 410834 1.4363 4637998 4418346 0.0428 2.73684 1.2122 715789 1.1956 3452637 1.2067 3870983 263202 0.0428 2.456210 1.0679 545264 0.9108 692456 2.3892 724843 263202 0.0269 1.797604 0.7962 2.7945	07 70	6100021	0.1294	4638482	2.0544	1076827	1.7987	5715309	2.0008	6980328	0.5525	3467498		3512496	334
(1/85)14 9/13292 4.25/8 1468439 2.4528 11081731 3.8795 12877045 600016 0.0824 3813292 4.25/8 1468439 2.4528 11081731 3.8795 12877045 650803 0.0635 2.51500e 1.16397 761190 1.2715 4576083 1.0620 538209 653833 0.0679 6166082 2.7223 1256365 2.1019 742747 2.002 8091280 529604 0.0679 6166082 2.7323 1266365 2.1019 742747 2.002 8091280 418346 0.0428 2.736846 1.2122 715789 1.1956 3452637 1.2087 3870983 424277 0.0434 5663930 2.5972 960636 1.6046 6824566 2.3892 7248843 263202 0.0269 179764 0.7962 420546 0.7025 2.8922 7248843 289772 0.0438 6726976 1.9167 420546 0.7025 2.874	/7	941/04	0.0963	3589791	1.5900	874830	1.4613	4464621	1.5630	5406325	0.4279	1683180		3722772	373
600010 0.0824 3814883 1.6897 761190 1.2715 4576083 1.6020 538209 620603 0.0673 2515006 1.7139 547548 0.9146 3062554 1.0721 3682157 650803 0.0679 6169082 2.7323 1258365 2.1019 7427447 2.6002 8091280 529604 0.0679 3261679 1.4553 826715 1.3609 4.10339 4.37394 1.366 3452637 1.2087 3870983 424277 0.043e 2.736848 1.2122 715789 1.1956 3452637 1.2087 3870983 263202 0.0428 2.73648 1.2122 715789 1.1956 3452637 1.2087 3870983 283202 0.043e 266291 1.0879 545254 0.9108 3001464 1.0508 3735468 289772 0.030e 6729764 2.7942 923919 1.5433 7650897 2.0748 7949669 224977 0.0230 <t< td=""><td>97</td><td>1/95314</td><td>0.1836</td><td>9613292</td><td>- 1</td><td>1468439</td><td>2.4528</td><td>11081731</td><td>3.8795</td><td>12877045</td><td>1.0192</td><td>11116485</td><td></td><td>1760373</td><td>187</td></t<>	97	1/95314	0.1836	9613292	- 1	1468439	2.4528	11081731	3.8795	12877045	1.0192	11116485		1760373	187
620603 0.0835 2515006 1.1139 547548 0.9146 3062554 1.0721 3683157 663833 0.0672 66169062 2.7323 1258365 2.1019 742747 2.6002 8091280 529604 0.0642 2.736846 1.2122 715789 1.1966 3452637 1.2007 360798 4.18346 0.0428 2.736846 1.2122 715789 1.1966 3456637 1.2007 3807983 4.24277 0.0434 5863930 2.5972 960636 1.6046 6824566 2.3892 7248643 2.83222 0.0342 2.456210 1.0879 545254 0.9108 3001464 1.0508 3335458 2.8372 0.0306 1.7960 0.7982 420545 0.7025 2218149 0.7765 2481511 2.8477 0.0306 6726915 1.1379 421046 0.7033 2990203 1.0468 3215180 2.2477 0.0230 67269157 1.3779 421046	67	910909	0.0824	3814893	- 1	761190	1.2715	4576083	1.6020	5382099	0.4260	3333271		2048622	206
653633 0.0679 6189082 2.7323 1256365 2.1019 7427447 2.6002 8091280 529604 0.0542 3281679 1.4535 826715 1.3809 4108394 1.4363 4637998 418346 0.0434 2736848 1.2122 715789 1.1956 345267 1.2067 3870983 333994 0.0434 2662930 2.5972 960536 1.6046 6824566 2.3892 7248843 263202 0.0269 1797604 0.7962 420545 0.7105 2218149 0.7765 241351 298772 0.0306 6726878 2.9794 923919 1.5408 0.7765 241351 224977 0.020 2569157 1.1379 421046 0.7033 2990203 1.0486 3215180 175120 0.0179 1245630 0.5517 252832 0.4223 1498462 0.5766 249669	200	620603	0.0635	2515006		547548	0 9146	3062554	1.0721	3683157	0.2915	1505508		2177421	228
5.2967 0.0542 3281679 14535 826715 1.3609 4106394 1.4363 4637998 418346 0.0434 2736848 1.2122 715789 1.1956 3452637 1.2067 3870983 428377 0.0434 5663930 2.5972 960636 1.6046 6824566 2.3892 7248843 333994 0.0342 2456210 1.0679 545264 0.9108 3001464 1.0508 3335458 263202 0.0269 1737604 0.7962 420545 0.7025 2218149 0.7765 241351 298772 0.0306 6726878 2.9794 923919 1.5433 756087 2.6784 7949669 224977 0.0200 2568157 1.1379 421046 0.7033 1.99645 0.5786 167869 175120 0.0179 1245630 0.5517 252832 0.4223 1498462 0.5246 1673882	31	663833	0.0679	6169082		1258365	2.1019	7427447	2.6002	8091280	0.6404	4889018		3201889	373
418346 0.0428 2736848 1.2122 715789 1.1956 3452637 1.2087 3870983 424277 0.0424 5862930 2.5972 960636 1.6046 6824566 2.3892 7248643 233994 0.0442 2456210 0.7069 546254 0.7005 201404 0.7056 333548 263202 0.0269 1797604 0.7962 420545 0.7025 2218149 0.7765 241851 294977 0.020 2568157 1.1379 421046 0.7033 2990203 1.0468 3215180 175120 0.0179 1245630 0.5517 258332 0.4223 1498462 0.5246 157362	32	_ !	0.0542			826715	1.3809	4108394	1.4383	4637998	0.3671	1171017		3466560	421
4242/1 0.0434 5863930 2.5972 960636 1.6046 6824566 2.3892 7248643 333994 0.0422 2456210 1.0679 545254 0.9108 3001464 1.0508 333548 263202 0.0269 1797604 0.7962 420545 0.7025 2218149 0.7765 241351 298772 0.0306 6726978 2.9794 923919 1.5433 755087 2.6764 7949669 224977 0.0230 2569157 1.1379 421046 0.7033 2990203 1.0468 3215180 175120 0.0179 1245630 0.5517 258332 0.4223 1498462 0.5246 1673882	33	4	0.0428		- 1	715789	1.1956	3452637	1.2087	3870983	0.3064	286574		3583967	442
333994 0.0342 2456210 1.0879 545254 0.9108 3001464 1.0508 3335458 263202 0.0269 179764 0.7962 420545 0.7025 2218149 0.7765 2481511 298772 0.0230 6726978 2.9794 921916 1.5433 7560897 2.6784 794669 224977 0.0230 2569157 1.1379 421046 0.7033 2990203 1.0468 3215180 175120 0.0179 1245630 0.5517 25832 0.4223 1499462 0.5246 1673852	\$ 5	424211	0.0434			960636	1.6046	6824566	2.3892	7248843	0.5737	5276946		1971659	238
263202 0.0269 1797604 0.7962 420545 0.7025 2218149 0.7765 2481351 298772 0.0306 6726976 2.9794 923919 1.5433 7650897 2.6784 7949669 224977 0.0230 2569157 1.1379 421046 0.7033 2990203 1.0468 3215180 175120 0.0179 1245630 0.5517 252832 0.4223 1498462 0.5246 1673882	GS.	333994	0.0342			545254	0.9108	3001464	1.0508	3335458	0.2640	1196300		2138886	272
298772 0.0306 6726976 2.9794 923919 1.5433 7650897 2.6784 7949669 224977 0.0230 2569157 1.1379 421046 0.7033 2990203 1.0468 3215180 175120 0.0179 1245630 0.5517 252832 0.4223 1498462 0.5246 1673582	36	263202	0.0269	1797604	. 1	420545	0.7025	2218149	0.7765	2481351	0.1964	234619		2246438	294
224977 0.0230 2569157 1.1379 421046 0.7033 2990203 1.0468 3215180 175120 0.0179 1245630 0.5517 252832 0.4223 1498462 0.5246 1673582	37	298772	0.0306		i	923919	1.5433	7650897	2.6784	7949669	0.6292	6742744		1206774	151
175120 0.0179 1245630 0.5517 252832 0.4223 1498462 0.5246 1673582	38	224977	0.0230		- 1	421046	0.7033	2990203	1.0468	3215180	0.2545	-		1309371	170
1000.00	89	1/512/1	9.01/9	1245630	-	252832	0.4223	1498462	0.5246	1673582	0.1325	280027		1393372	183

Table 40: Espresso w/ Model, n=2

ads rides adds rides rid	867 66 35 939	 	% % % 5.4059 3.1973 1.9372 1.9372 10.8390 7.6015 6.2431 11.1807 6.6350 6.6350 6.6350	Write 2240602 1452993 1102462 4093452 3336934 288223 3442328 2546884 2188047	% 3.7426 2.4270 1.8415 6.9375								
S S S S S S S S S S S S S S S S S S S			% % % 5.4059 3.1973 1.9372 1.9372 10.8310 7.6015 6.2431 11.1807 6.6350 6.6350 7.2541	Write 2240602 1452993 1102462 4093452 3336934 288223 3442328 3442328 34884 24884 2488884 248886 248886 248886 248886 248886 248886 248886 248886 248886 248886 248886 248886 248886 248886 248886 248886 248886 2488	% % 3.7426 2.4270 1.8415 0.7684								
rences s s f f f f f f f f f f f f f f f f f			% % 5.4059 3.1972 1.9372 10.8390 7.6015 6.2431 11.1807 6.6350 6.6350 7.2541	Write 2240602 1452993 1102462 460022 4093452 3336934 2886223 3442328 2546884 2546884	% % 3.7426 2.4270 1.8415 0.7684								
s s s s s s s s s s s s s s s s s s s			% % 54059 3.1973 1.9372 0.9312 1.0.8390 7.6.2431 1.1.1807 6.6.350 6.25431 7.2541	Write 2240602 1452462 460022 4093462 2886223 336934 2546884 2546884 2546884 2546884 3 188047	% 3.7426 2.4270 1.8415 0.7684								
\$ 17616 1761			% 5.4059 3.1972 1.9372 10.8390 7.6015 6.2431 11.1807 6.6350 5.1870 7.2541	Write 2240602 1452993 1102462 460022 4093452 3336934 288523 3442328 2546884 2546884	% 3.7426 2.4270 1.8415 0.7684								
17616 25237 29928 77257 3408 74322 74359	% 0.9049 0.2792 0.1235 1.5764 1.0303 0.9076 1.1067 0.7084	436 459 474 474 105 105 105	% 5.4059 9.1973 1.9372 10.8390 7.6015 6.2431 11.1807 6.6350 5.1870 7.2541	Write 2240602 1452993 1102462 460022 4093452 3336934 288523 3442328 2546884 2546884	% 3.7426 2.4270 1.8415 0.7684		-	_	_	_			_
Inst 8847616 5025237 2729928 1207257 15413408 10074322 8874359 10821119	% 0.9049 0.2792 0.1235 0.1235 1.0303 0.9076 1.1067 0.7084	136 1459 1459 174 174 105 105 105 105	% 5.4059 1.1972 1.09372 10.8390 7.6015 6.2431 11.1807 6.6350 6.6350 5.1879 7.2541	Write 2240602 1452993 1102462 460022 4093452 3336934 288223 3442328 2546884 2546884	% 3.7426 2.4270 1.8415 0.7684								
8847616 5025237 272928 1207257 15413408 10074322 8874359	0.9049 0.2792 0.2792 0.1235 1.5764 1.0303 0.9076 0.7084		5.4059 3.1973 1.9372 0.9312 10.8390 11.1807 6.6307 6.6307 6.6307 7.2641	2240602 1452993 1102462 460022 460022 4093452 3336934 2888223 3442328 254684 2188047	3.7426 2.4270 1.8415 0.7684	Data	%	Total	%	int(0)	int(1)	int(2)	inf(3)
5025237 272928 1207257 15413408 10074322 8874359	0.5139 0.2792 0.1235 1.5764 1.0303 0.9076 1.1067 0.7084		3.1973 1.9372 0.9312 10.8390 7.6015 6.2431 11.1807 6.6350 5.1870 7.2541	1452993 1102462 460022 4093452 3336934 2888223 3442328 254684 2188047	2.4270 1.8415 0.7684	14446038	5.0573	23293654	1.8437	21150667		2142859	128
272928 1207257 15413408 10074322 8874359 10821119	0.2792 0.1235 1.5764 1.0303 0.9076 1.1067 0.7084		1.9372 0.9312 10.8390 7.6015 6.2431 11.1807 6.6350 5.1870 7.2641	1102462 460022 4093452 3336934 2888223 3442328 2546884 2546884	1.8415 0.7684	8671920	3.0359	13697157	1.0841	10308678		3388250	220
1207257 15413408 10074322 8874359 10821119	0.1235 1.5764 1.0303 0.9076 1.1067 0.7084		0.9312 10.8390 7.6015 6.2431 11.1807 6.6350 5.1870 7.2541	460022 4093452 3336934 2888223 3442328 2546884	0.7684	5476330	1.9172	8206258	0.6495	4131300		4074632	328
15413408 10074322 8874359 10821119	1.5764 1.0303 0.9076 1.1067 0.7084		10.8390 7.6015 6.2431 11.1807 6.6350 5.1870 7.2541	2888223 342328 2546884 254884	2700 8	2562481	0.8971	3769738	$oxed{oxed}$	1043624		2725866	248
10074322 8874359 10821119	1.0303 0.9076 1.1067 0.7084	!!!!!	7.6015 6.2431 11.1807 6.6350 5.1870 7.2541	3336934 2888223 3442328 2546884	0.000	28565601	10.0003	43979009	3.4809	40760522		3218244	243
10821119	3.9076 1.1067 0.7084		6.2431 11.1807 6.6350 5.1870 7.2541	2888223 3442328 2546884	5.5739	20499464	7.1765	30573786	2.4199	27060284		3513251	251
10821119	0.7084	!!!!!	6.6350 5.1870 7.2541	3442328 2546884 2188947	4.8244		5.9458	25858298	2.0467	22193519		3664524	255
	0.7084		6.6350 5.1870 12.8229 7.2541	2546884	5.7499		10.0425	39507100	3.1270	37793297		1713679	124
9919269			5.1870 12.8229 7.2541	2188017	4.2542	17527358	6.1360	24453524	1.9355	22605422		1847976	126
6039292	0.6176		7.2541	4100041	3.6563	13900052	4.8662	19939344	1.5782	18025760		1913456	128
7689/98	0.8874	16378239	7.2541	3344592	5.5867		11.3063	40972897	3.2430	40063746		280606	2
2292937	0.5413			2176894	3.6362	18555133	6.4958	23848070	1.8876	22880963		967043	8
4820279	0.4930	12905882	5.7161	1907368	3.1860	14813250	5.1859	19633529	1.5540	18638683		994782	2
10685376	1.0928	16637122	7.3688	2878670	4.8084	19515792	6.8321	30201168	2.3904	25651103		4549697	368
5414347	0.5537	10598703	4.6943	2235939	3.7348	12834642	4.4932	18248989	1.4444	13156604		5091955	430
3342512	0.3418	9869543	4.3713	2042341	3.4114	11911884	4.1701	15254396	1.2074	9869207		5384733	456
4	0.7877	15392159	6.8173	2179010	3.6397	17571169	6.1514	25272904	2.0003	22745326		2527368	210
3663047	0.3746	8004054	3.5451	1540633	2.5734	9544687	3.3414	13207734	1.0454	10406408		2801086	240
4	0.2182	6842999	3.0308	1365447	2.2808	8208446	2.8736	10341494	0.8185	7381267		2959979	248
6223307	0.6365	16526457	7.3197	1963797	3.2802	18490254	6.4731	24713561	1.9561	23316596		1396847	118
2877022	0.2942	7435130	3.2931	1231395	2.0569	8666525	3.0340	11543547	0.9137	10000023		1543398	126
1695421	0.1734	5789761	2.5643	1029388	1.7194	6819149	2,3873	8514570	0.6739	6896588		1617854	128
4286293	0.4384	10784401	4.7765	2388609	3.9898	13173010	4.6116	17459303	1.3819	12275038		5183771	494
_	0.2155	6462484	2.8623	4	2.8383	8161675	2.8573	10268362	0.8127	4238284		6029520	558
15/8149	0.1614	5588974	2.4754	_	2.4927	7081311	2.4790	8659460	0.6854	2295695		6363164	601
	0.2734	9358142	4.1448		2.8706	11076689	3.8778	13750370	1.0883	10726913		3023154	303
102019	0.1294	4638462	2.0544	4	1.7987	5715309	2.0008	6980328	0.5525	3467498		3512496	334
4705044	2000	1878955	0066.1	_!	1.4613	4464621	1.5630	5406325	0.4279	1683180		3722772	373
1/95314	0.100	9613292	4.25/8	_	2.4528	11081731	3.8795	12877045	1.0192	11116485		1760373	187
010000	0.0024	3614693	1,689.1	_	12715	4576083	1.6020	5382099	0.4260	3333271		2048622	206
(0.0635	2515006	1.1139		0.9146	3062554	1.0721	3683157	0.2915	1505508		2177421	228
555533	0.0079	6169082	2.7323		2.1019	7427447	2.6002	8091280	0.6404	4889018		3201889	373
573004	0.0342	32816/9	1.4535	826715	1.3809	4108394	1.4383	4637998	0.3671	1171017		3466560	421
١.	0.0428	2736848	1.2122	715789	1.1956	3452637	1.2087	3870983	0.3064	286574		3583967	442
424211	45.50	5863930	2.5972	4	1.6046	6824566	2.3892	7248843	0.5737	5276946		1971659	238
333894	0.0342	2456210	1.0879	_	0.9108	3001464	1.0508	3335458	0.2640	1196300		2138886	272
263202	0.0269	1797604	0.7962		0.7025	2218149	0.7765	2481351	0.1964	234619		2246438	294
298772	0.0306	6726978	2.9794		1.5433	7650897	2.6784	7949669	0.6292	6742744		1206774	151
_	0.0230		1.1379	_	0.7033	2990203	1.0468	3215180	0.2545	1905639		1309371	170
1/5120	0.01/9	1245630	0.5517	252832	0.4223	1498462	0.5246	1673582	0.1325	280027		1393372	183